2005-04-17 05:20:36 +07:00
|
|
|
/* mga_drv.h -- Private header for the Matrox G200/G400 driver -*- linux-c -*-
|
|
|
|
* Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
|
|
|
|
*
|
|
|
|
* Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
|
|
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors:
|
|
|
|
* Gareth Hughes <gareth@valinux.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __MGA_DRV_H__
|
|
|
|
#define __MGA_DRV_H__
|
|
|
|
|
|
|
|
/* General customization:
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define DRIVER_AUTHOR "Gareth Hughes, VA Linux Systems Inc."
|
|
|
|
|
|
|
|
#define DRIVER_NAME "mga"
|
|
|
|
#define DRIVER_DESC "Matrox G200/G400"
|
2005-11-11 19:11:34 +07:00
|
|
|
#define DRIVER_DATE "20051102"
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#define DRIVER_MAJOR 3
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
#define DRIVER_MINOR 2
|
2005-11-11 19:11:34 +07:00
|
|
|
#define DRIVER_PATCHLEVEL 1
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
typedef struct drm_mga_primary_buffer {
|
|
|
|
u8 *start;
|
|
|
|
u8 *end;
|
|
|
|
int size;
|
|
|
|
|
|
|
|
u32 tail;
|
|
|
|
int space;
|
|
|
|
volatile long wrapped;
|
|
|
|
|
|
|
|
volatile u32 *status;
|
|
|
|
|
|
|
|
u32 last_flush;
|
|
|
|
u32 last_wrap;
|
|
|
|
|
|
|
|
u32 high_mark;
|
|
|
|
} drm_mga_primary_buffer_t;
|
|
|
|
|
|
|
|
typedef struct drm_mga_freelist {
|
2005-09-25 11:28:13 +07:00
|
|
|
struct drm_mga_freelist *next;
|
|
|
|
struct drm_mga_freelist *prev;
|
2005-04-17 05:20:36 +07:00
|
|
|
drm_mga_age_t age;
|
2007-07-11 13:17:42 +07:00
|
|
|
struct drm_buf *buf;
|
2005-04-17 05:20:36 +07:00
|
|
|
} drm_mga_freelist_t;
|
|
|
|
|
|
|
|
typedef struct {
|
2005-09-25 11:28:13 +07:00
|
|
|
drm_mga_freelist_t *list_entry;
|
2005-04-17 05:20:36 +07:00
|
|
|
int discard;
|
|
|
|
int dispatched;
|
|
|
|
} drm_mga_buf_priv_t;
|
|
|
|
|
|
|
|
typedef struct drm_mga_private {
|
|
|
|
drm_mga_primary_buffer_t prim;
|
|
|
|
drm_mga_sarea_t *sarea_priv;
|
|
|
|
|
2005-09-25 11:28:13 +07:00
|
|
|
drm_mga_freelist_t *head;
|
|
|
|
drm_mga_freelist_t *tail;
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
unsigned int warp_pipe;
|
|
|
|
unsigned long warp_pipe_phys[MGA_MAX_WARP_PIPES];
|
|
|
|
|
|
|
|
int chipset;
|
|
|
|
int usec_timeout;
|
|
|
|
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
/**
|
|
|
|
* If set, the new DMA initialization sequence was used. This is
|
|
|
|
* primarilly used to select how the driver should uninitialized its
|
|
|
|
* internal DMA structures.
|
|
|
|
*/
|
|
|
|
int used_new_dma_init;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* If AGP memory is used for DMA buffers, this will be the value
|
|
|
|
* \c MGA_PAGPXFER. Otherwise, it will be zero (for a PCI transfer).
|
|
|
|
*/
|
|
|
|
u32 dma_access;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* If AGP memory is used for DMA buffers, this will be the value
|
|
|
|
* \c MGA_WAGP_ENABLE. Otherwise, it will be zero (for a PCI
|
|
|
|
* transfer).
|
|
|
|
*/
|
|
|
|
u32 wagp_enable;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* \name MMIO region parameters.
|
2005-09-25 11:28:13 +07:00
|
|
|
*
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
* \sa drm_mga_private_t::mmio
|
|
|
|
*/
|
2005-09-25 11:28:13 +07:00
|
|
|
/*@{ */
|
2009-02-02 12:55:45 +07:00
|
|
|
resource_size_t mmio_base; /**< Bus address of base of MMIO. */
|
|
|
|
resource_size_t mmio_size; /**< Size of the MMIO region. */
|
2005-09-25 11:28:13 +07:00
|
|
|
/*@} */
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
u32 clear_cmd;
|
|
|
|
u32 maccess;
|
|
|
|
|
2008-10-01 02:14:26 +07:00
|
|
|
atomic_t vbl_received; /**< Number of vblanks received. */
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
wait_queue_head_t fence_queue;
|
|
|
|
atomic_t last_fence_retired;
|
|
|
|
u32 next_fence_to_post;
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
unsigned int fb_cpp;
|
|
|
|
unsigned int front_offset;
|
|
|
|
unsigned int front_pitch;
|
|
|
|
unsigned int back_offset;
|
|
|
|
unsigned int back_pitch;
|
|
|
|
|
|
|
|
unsigned int depth_cpp;
|
|
|
|
unsigned int depth_offset;
|
|
|
|
unsigned int depth_pitch;
|
|
|
|
|
|
|
|
unsigned int texture_offset;
|
|
|
|
unsigned int texture_size;
|
|
|
|
|
|
|
|
drm_local_map_t *sarea;
|
|
|
|
drm_local_map_t *mmio;
|
|
|
|
drm_local_map_t *status;
|
|
|
|
drm_local_map_t *warp;
|
|
|
|
drm_local_map_t *primary;
|
|
|
|
drm_local_map_t *agp_textures;
|
2005-09-25 11:28:13 +07:00
|
|
|
|
2005-11-11 19:11:34 +07:00
|
|
|
unsigned long agp_handle;
|
|
|
|
unsigned int agp_size;
|
2005-04-17 05:20:36 +07:00
|
|
|
} drm_mga_private_t;
|
|
|
|
|
2007-09-03 09:06:45 +07:00
|
|
|
extern struct drm_ioctl_desc mga_ioctls[];
|
2005-09-30 15:37:36 +07:00
|
|
|
extern int mga_max_ioctl;
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/* mga_dma.c */
|
2007-09-03 09:06:45 +07:00
|
|
|
extern int mga_dma_bootstrap(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
extern int mga_dma_init(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
extern int mga_dma_flush(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
extern int mga_dma_reset(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
extern int mga_dma_buffers(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2007-07-11 13:09:54 +07:00
|
|
|
extern int mga_driver_load(struct drm_device *dev, unsigned long flags);
|
2010-07-12 06:46:57 +07:00
|
|
|
extern int mga_driver_unload(struct drm_device *dev);
|
|
|
|
extern void mga_driver_lastclose(struct drm_device *dev);
|
|
|
|
extern int mga_driver_dma_quiescent(struct drm_device *dev);
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
extern int mga_do_wait_for_idle(drm_mga_private_t *dev_priv);
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
extern void mga_do_dma_flush(drm_mga_private_t *dev_priv);
|
|
|
|
extern void mga_do_dma_wrap_start(drm_mga_private_t *dev_priv);
|
|
|
|
extern void mga_do_dma_wrap_end(drm_mga_private_t *dev_priv);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
extern int mga_freelist_put(struct drm_device *dev, struct drm_buf *buf);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/* mga_warp.c */
|
2010-07-12 06:46:57 +07:00
|
|
|
extern int mga_warp_install_microcode(drm_mga_private_t *dev_priv);
|
|
|
|
extern int mga_warp_init(drm_mga_private_t *dev_priv);
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
|
|
|
|
/* mga_irq.c */
|
2008-10-01 02:14:26 +07:00
|
|
|
extern int mga_enable_vblank(struct drm_device *dev, int crtc);
|
|
|
|
extern void mga_disable_vblank(struct drm_device *dev, int crtc);
|
|
|
|
extern u32 mga_get_vblank_counter(struct drm_device *dev, int crtc);
|
2010-07-12 06:46:57 +07:00
|
|
|
extern int mga_driver_fence_wait(struct drm_device *dev, unsigned int *sequence);
|
|
|
|
extern int mga_driver_vblank_wait(struct drm_device *dev, unsigned int *sequence);
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
extern irqreturn_t mga_driver_irq_handler(DRM_IRQ_ARGS);
|
2010-07-12 06:46:57 +07:00
|
|
|
extern void mga_driver_irq_preinstall(struct drm_device *dev);
|
2008-10-01 02:14:26 +07:00
|
|
|
extern int mga_driver_irq_postinstall(struct drm_device *dev);
|
2010-07-12 06:46:57 +07:00
|
|
|
extern void mga_driver_irq_uninstall(struct drm_device *dev);
|
2005-07-07 18:51:26 +07:00
|
|
|
extern long mga_compat_ioctl(struct file *filp, unsigned int cmd,
|
|
|
|
unsigned long arg);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#define mga_flush_write_combine() DRM_WRITEMEMORYBARRIER()
|
|
|
|
|
|
|
|
#if defined(__linux__) && defined(__alpha__)
|
2010-07-12 06:46:57 +07:00
|
|
|
#define MGA_BASE(reg) ((unsigned long)(dev_priv->mmio->handle))
|
|
|
|
#define MGA_ADDR(reg) (MGA_BASE(reg) + reg)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define MGA_DEREF(reg) (*(volatile u32 *)MGA_ADDR(reg))
|
|
|
|
#define MGA_DEREF8(reg) (*(volatile u8 *)MGA_ADDR(reg))
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define MGA_READ(reg) (_MGA_READ((u32 *)MGA_ADDR(reg)))
|
|
|
|
#define MGA_READ8(reg) (_MGA_READ((u8 *)MGA_ADDR(reg)))
|
|
|
|
#define MGA_WRITE(reg, val) do { DRM_WRITEMEMORYBARRIER(); MGA_DEREF(reg) = val; } while (0)
|
|
|
|
#define MGA_WRITE8(reg, val) do { DRM_WRITEMEMORYBARRIER(); MGA_DEREF8(reg) = val; } while (0)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
static inline u32 _MGA_READ(u32 *addr)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
|
|
|
DRM_MEMORYBARRIER();
|
|
|
|
return *(volatile u32 *)addr;
|
|
|
|
}
|
|
|
|
#else
|
2010-07-12 06:46:57 +07:00
|
|
|
#define MGA_READ8(reg) DRM_READ8(dev_priv->mmio, (reg))
|
|
|
|
#define MGA_READ(reg) DRM_READ32(dev_priv->mmio, (reg))
|
|
|
|
#define MGA_WRITE8(reg, val) DRM_WRITE8(dev_priv->mmio, (reg), (val))
|
|
|
|
#define MGA_WRITE(reg, val) DRM_WRITE32(dev_priv->mmio, (reg), (val))
|
2005-04-17 05:20:36 +07:00
|
|
|
#endif
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define DWGREG0 0x1c00
|
|
|
|
#define DWGREG0_END 0x1dff
|
2005-04-17 05:20:36 +07:00
|
|
|
#define DWGREG1 0x2c00
|
|
|
|
#define DWGREG1_END 0x2dff
|
|
|
|
|
|
|
|
#define ISREG0(r) (r >= DWGREG0 && r <= DWGREG0_END)
|
|
|
|
#define DMAREG0(r) (u8)((r - DWGREG0) >> 2)
|
|
|
|
#define DMAREG1(r) (u8)(((r - DWGREG1) >> 2) | 0x80)
|
|
|
|
#define DMAREG(r) (ISREG0(r) ? DMAREG0(r) : DMAREG1(r))
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
* Helper macross...
|
|
|
|
*/
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define MGA_EMIT_STATE(dev_priv, dirty) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if ((dirty) & ~MGA_UPLOAD_CLIPRECTS) { \
|
|
|
|
if (dev_priv->chipset >= MGA_CARD_TYPE_G400) \
|
|
|
|
mga_g400_emit_state(dev_priv); \
|
|
|
|
else \
|
|
|
|
mga_g200_emit_state(dev_priv); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
} while (0)
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define WRAP_TEST_WITH_RETURN(dev_priv) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (test_bit(0, &dev_priv->prim.wrapped)) { \
|
|
|
|
if (mga_is_idle(dev_priv)) { \
|
|
|
|
mga_do_dma_wrap_end(dev_priv); \
|
|
|
|
} else if (dev_priv->prim.space < \
|
|
|
|
dev_priv->prim.high_mark) { \
|
|
|
|
if (MGA_DMA_DEBUG) \
|
|
|
|
DRM_INFO("wrap...\n"); \
|
|
|
|
return -EBUSY; \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
} \
|
|
|
|
} while (0)
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define WRAP_WAIT_WITH_RETURN(dev_priv) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (test_bit(0, &dev_priv->prim.wrapped)) { \
|
|
|
|
if (mga_do_wait_for_idle(dev_priv) < 0) { \
|
|
|
|
if (MGA_DMA_DEBUG) \
|
|
|
|
DRM_INFO("wrap...\n"); \
|
|
|
|
return -EBUSY; \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
2010-07-12 06:46:57 +07:00
|
|
|
mga_do_dma_wrap_end(dev_priv); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
/* ================================================================
|
|
|
|
* Primary DMA command stream
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define MGA_VERBOSE 0
|
|
|
|
|
|
|
|
#define DMA_LOCALS unsigned int write; volatile u8 *prim;
|
|
|
|
|
|
|
|
#define DMA_BLOCK_SIZE (5 * sizeof(u32))
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define BEGIN_DMA(n) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (MGA_VERBOSE) { \
|
|
|
|
DRM_INFO("BEGIN_DMA(%d)\n", (n)); \
|
|
|
|
DRM_INFO(" space=0x%x req=0x%Zx\n", \
|
|
|
|
dev_priv->prim.space, (n) * DMA_BLOCK_SIZE); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
prim = dev_priv->prim.start; \
|
|
|
|
write = dev_priv->prim.tail; \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define BEGIN_DMA_WRAP() \
|
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (MGA_VERBOSE) { \
|
|
|
|
DRM_INFO("BEGIN_DMA()\n"); \
|
|
|
|
DRM_INFO(" space=0x%x\n", dev_priv->prim.space); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
prim = dev_priv->prim.start; \
|
|
|
|
write = dev_priv->prim.tail; \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define ADVANCE_DMA() \
|
|
|
|
do { \
|
|
|
|
dev_priv->prim.tail = write; \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (MGA_VERBOSE) \
|
|
|
|
DRM_INFO("ADVANCE_DMA() tail=0x%05x sp=0x%x\n", \
|
|
|
|
write, dev_priv->prim.space); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define FLUSH_DMA() \
|
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (0) { \
|
|
|
|
DRM_INFO("\n"); \
|
|
|
|
DRM_INFO(" tail=0x%06x head=0x%06lx\n", \
|
|
|
|
dev_priv->prim.tail, \
|
|
|
|
(unsigned long)(MGA_READ(MGA_PRIMADDRESS) - \
|
|
|
|
dev_priv->primary->offset)); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (!test_bit(0, &dev_priv->prim.wrapped)) { \
|
|
|
|
if (dev_priv->prim.space < dev_priv->prim.high_mark) \
|
|
|
|
mga_do_dma_wrap_start(dev_priv); \
|
|
|
|
else \
|
|
|
|
mga_do_dma_flush(dev_priv); \
|
2005-04-17 05:20:36 +07:00
|
|
|
} \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
/* Never use this, always use DMA_BLOCK(...) for primary DMA output.
|
|
|
|
*/
|
2010-07-12 06:46:57 +07:00
|
|
|
#define DMA_WRITE(offset, val) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
if (MGA_VERBOSE) \
|
|
|
|
DRM_INFO(" DMA_WRITE( 0x%08x ) at 0x%04Zx\n", \
|
|
|
|
(u32)(val), write + (offset) * sizeof(u32)); \
|
2005-04-17 05:20:36 +07:00
|
|
|
*(volatile u32 *)(prim + write + (offset) * sizeof(u32)) = val; \
|
|
|
|
} while (0)
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define DMA_BLOCK(reg0, val0, reg1, val1, reg2, val2, reg3, val3) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
2010-07-12 06:46:57 +07:00
|
|
|
DMA_WRITE(0, ((DMAREG(reg0) << 0) | \
|
|
|
|
(DMAREG(reg1) << 8) | \
|
|
|
|
(DMAREG(reg2) << 16) | \
|
|
|
|
(DMAREG(reg3) << 24))); \
|
|
|
|
DMA_WRITE(1, val0); \
|
|
|
|
DMA_WRITE(2, val1); \
|
|
|
|
DMA_WRITE(3, val2); \
|
|
|
|
DMA_WRITE(4, val3); \
|
2005-04-17 05:20:36 +07:00
|
|
|
write += DMA_BLOCK_SIZE; \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
/* Buffer aging via primary DMA stream head pointer.
|
|
|
|
*/
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define SET_AGE(age, h, w) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
|
|
|
(age)->head = h; \
|
|
|
|
(age)->wrap = w; \
|
|
|
|
} while (0)
|
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define TEST_AGE(age, h, w) ((age)->wrap < w || \
|
|
|
|
((age)->wrap == w && \
|
|
|
|
(age)->head < h))
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-07-12 06:46:57 +07:00
|
|
|
#define AGE_BUFFER(buf_priv) \
|
2005-04-17 05:20:36 +07:00
|
|
|
do { \
|
|
|
|
drm_mga_freelist_t *entry = (buf_priv)->list_entry; \
|
2010-07-12 06:46:57 +07:00
|
|
|
if ((buf_priv)->dispatched) { \
|
2005-04-17 05:20:36 +07:00
|
|
|
entry->age.head = (dev_priv->prim.tail + \
|
|
|
|
dev_priv->primary->offset); \
|
|
|
|
entry->age.wrap = dev_priv->sarea_priv->last_wrap; \
|
|
|
|
} else { \
|
|
|
|
entry->age.head = 0; \
|
|
|
|
entry->age.wrap = 0; \
|
|
|
|
} \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
#define MGA_ENGINE_IDLE_MASK (MGA_SOFTRAPEN | \
|
|
|
|
MGA_DWGENGSTS | \
|
|
|
|
MGA_ENDPRDMASTS)
|
|
|
|
#define MGA_DMA_IDLE_MASK (MGA_SOFTRAPEN | \
|
|
|
|
MGA_ENDPRDMASTS)
|
|
|
|
|
|
|
|
#define MGA_DMA_DEBUG 0
|
|
|
|
|
|
|
|
/* A reduced set of the mga registers.
|
|
|
|
*/
|
|
|
|
#define MGA_CRTC_INDEX 0x1fd4
|
|
|
|
#define MGA_CRTC_DATA 0x1fd5
|
|
|
|
|
|
|
|
/* CRTC11 */
|
|
|
|
#define MGA_VINTCLR (1 << 4)
|
|
|
|
#define MGA_VINTEN (1 << 5)
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_ALPHACTRL 0x2c7c
|
|
|
|
#define MGA_AR0 0x1c60
|
|
|
|
#define MGA_AR1 0x1c64
|
|
|
|
#define MGA_AR2 0x1c68
|
|
|
|
#define MGA_AR3 0x1c6c
|
|
|
|
#define MGA_AR4 0x1c70
|
|
|
|
#define MGA_AR5 0x1c74
|
|
|
|
#define MGA_AR6 0x1c78
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#define MGA_CXBNDRY 0x1c80
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_CXLEFT 0x1ca0
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_CXRIGHT 0x1ca4
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_DMAPAD 0x1c54
|
|
|
|
#define MGA_DSTORG 0x2cb8
|
|
|
|
#define MGA_DWGCTL 0x1c00
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_OPCOD_MASK (15 << 0)
|
|
|
|
# define MGA_OPCOD_TRAP (4 << 0)
|
|
|
|
# define MGA_OPCOD_TEXTURE_TRAP (6 << 0)
|
|
|
|
# define MGA_OPCOD_BITBLT (8 << 0)
|
|
|
|
# define MGA_OPCOD_ILOAD (9 << 0)
|
|
|
|
# define MGA_ATYPE_MASK (7 << 4)
|
|
|
|
# define MGA_ATYPE_RPL (0 << 4)
|
|
|
|
# define MGA_ATYPE_RSTR (1 << 4)
|
|
|
|
# define MGA_ATYPE_ZI (3 << 4)
|
|
|
|
# define MGA_ATYPE_BLK (4 << 4)
|
|
|
|
# define MGA_ATYPE_I (7 << 4)
|
|
|
|
# define MGA_LINEAR (1 << 7)
|
|
|
|
# define MGA_ZMODE_MASK (7 << 8)
|
|
|
|
# define MGA_ZMODE_NOZCMP (0 << 8)
|
|
|
|
# define MGA_ZMODE_ZE (2 << 8)
|
|
|
|
# define MGA_ZMODE_ZNE (3 << 8)
|
|
|
|
# define MGA_ZMODE_ZLT (4 << 8)
|
|
|
|
# define MGA_ZMODE_ZLTE (5 << 8)
|
|
|
|
# define MGA_ZMODE_ZGT (6 << 8)
|
|
|
|
# define MGA_ZMODE_ZGTE (7 << 8)
|
|
|
|
# define MGA_SOLID (1 << 11)
|
|
|
|
# define MGA_ARZERO (1 << 12)
|
|
|
|
# define MGA_SGNZERO (1 << 13)
|
|
|
|
# define MGA_SHIFTZERO (1 << 14)
|
|
|
|
# define MGA_BOP_MASK (15 << 16)
|
|
|
|
# define MGA_BOP_ZERO (0 << 16)
|
|
|
|
# define MGA_BOP_DST (10 << 16)
|
|
|
|
# define MGA_BOP_SRC (12 << 16)
|
|
|
|
# define MGA_BOP_ONE (15 << 16)
|
|
|
|
# define MGA_TRANS_SHIFT 20
|
|
|
|
# define MGA_TRANS_MASK (15 << 20)
|
|
|
|
# define MGA_BLTMOD_MASK (15 << 25)
|
|
|
|
# define MGA_BLTMOD_BMONOLEF (0 << 25)
|
|
|
|
# define MGA_BLTMOD_BMONOWF (4 << 25)
|
|
|
|
# define MGA_BLTMOD_PLAN (1 << 25)
|
|
|
|
# define MGA_BLTMOD_BFCOL (2 << 25)
|
|
|
|
# define MGA_BLTMOD_BU32BGR (3 << 25)
|
|
|
|
# define MGA_BLTMOD_BU32RGB (7 << 25)
|
|
|
|
# define MGA_BLTMOD_BU24BGR (11 << 25)
|
|
|
|
# define MGA_BLTMOD_BU24RGB (15 << 25)
|
|
|
|
# define MGA_PATTERN (1 << 29)
|
|
|
|
# define MGA_TRANSC (1 << 30)
|
|
|
|
# define MGA_CLIPDIS (1 << 31)
|
|
|
|
#define MGA_DWGSYNC 0x2c4c
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_FCOL 0x1c24
|
|
|
|
#define MGA_FIFOSTATUS 0x1e10
|
|
|
|
#define MGA_FOGCOL 0x1cf4
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_FXBNDRY 0x1c84
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_FXLEFT 0x1ca8
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_FXRIGHT 0x1cac
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_ICLEAR 0x1e18
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_SOFTRAPICLR (1 << 0)
|
|
|
|
# define MGA_VLINEICLR (1 << 5)
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_IEN 0x1e1c
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_SOFTRAPIEN (1 << 0)
|
|
|
|
# define MGA_VLINEIEN (1 << 5)
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_LEN 0x1c5c
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#define MGA_MACCESS 0x1c04
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_PITCH 0x1c8c
|
|
|
|
#define MGA_PLNWT 0x1c1c
|
|
|
|
#define MGA_PRIMADDRESS 0x1e58
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_DMA_GENERAL (0 << 0)
|
|
|
|
# define MGA_DMA_BLIT (1 << 0)
|
|
|
|
# define MGA_DMA_VECTOR (2 << 0)
|
|
|
|
# define MGA_DMA_VERTEX (3 << 0)
|
|
|
|
#define MGA_PRIMEND 0x1e5c
|
|
|
|
# define MGA_PRIMNOSTART (1 << 0)
|
|
|
|
# define MGA_PAGPXFER (1 << 1)
|
|
|
|
#define MGA_PRIMPTR 0x1e50
|
|
|
|
# define MGA_PRIMPTREN0 (1 << 0)
|
|
|
|
# define MGA_PRIMPTREN1 (1 << 1)
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_RST 0x1e40
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_SOFTRESET (1 << 0)
|
|
|
|
# define MGA_SOFTEXTRST (1 << 1)
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_SECADDRESS 0x2c40
|
|
|
|
#define MGA_SECEND 0x2c44
|
|
|
|
#define MGA_SETUPADDRESS 0x2cd0
|
|
|
|
#define MGA_SETUPEND 0x2cd4
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_SGN 0x1c58
|
|
|
|
#define MGA_SOFTRAP 0x2c48
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_SRCORG 0x2cb4
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_SRMMAP_MASK (1 << 0)
|
|
|
|
# define MGA_SRCMAP_FB (0 << 0)
|
|
|
|
# define MGA_SRCMAP_SYSMEM (1 << 0)
|
|
|
|
# define MGA_SRCACC_MASK (1 << 1)
|
|
|
|
# define MGA_SRCACC_PCI (0 << 1)
|
|
|
|
# define MGA_SRCACC_AGP (1 << 1)
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_STATUS 0x1e14
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_SOFTRAPEN (1 << 0)
|
|
|
|
# define MGA_VSYNCPEN (1 << 4)
|
|
|
|
# define MGA_VLINEPEN (1 << 5)
|
|
|
|
# define MGA_DWGENGSTS (1 << 16)
|
|
|
|
# define MGA_ENDPRDMASTS (1 << 17)
|
|
|
|
#define MGA_STENCIL 0x2cc8
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_STENCILCTL 0x2ccc
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_TDUALSTAGE0 0x2cf8
|
|
|
|
#define MGA_TDUALSTAGE1 0x2cfc
|
|
|
|
#define MGA_TEXBORDERCOL 0x2c5c
|
|
|
|
#define MGA_TEXCTL 0x2c30
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_TEXCTL2 0x2c3c
|
|
|
|
# define MGA_DUALTEX (1 << 7)
|
|
|
|
# define MGA_G400_TC2_MAGIC (1 << 15)
|
|
|
|
# define MGA_MAP1_ENABLE (1 << 31)
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_TEXFILTER 0x2c58
|
|
|
|
#define MGA_TEXHEIGHT 0x2c2c
|
|
|
|
#define MGA_TEXORG 0x2c24
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_TEXORGMAP_MASK (1 << 0)
|
|
|
|
# define MGA_TEXORGMAP_FB (0 << 0)
|
|
|
|
# define MGA_TEXORGMAP_SYSMEM (1 << 0)
|
|
|
|
# define MGA_TEXORGACC_MASK (1 << 1)
|
|
|
|
# define MGA_TEXORGACC_PCI (0 << 1)
|
|
|
|
# define MGA_TEXORGACC_AGP (1 << 1)
|
|
|
|
#define MGA_TEXORG1 0x2ca4
|
|
|
|
#define MGA_TEXORG2 0x2ca8
|
|
|
|
#define MGA_TEXORG3 0x2cac
|
|
|
|
#define MGA_TEXORG4 0x2cb0
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_TEXTRANS 0x2c34
|
|
|
|
#define MGA_TEXTRANSHIGH 0x2c38
|
|
|
|
#define MGA_TEXWIDTH 0x2c28
|
|
|
|
|
|
|
|
#define MGA_WACCEPTSEQ 0x1dd4
|
|
|
|
#define MGA_WCODEADDR 0x1e6c
|
|
|
|
#define MGA_WFLAG 0x1dc4
|
|
|
|
#define MGA_WFLAG1 0x1de0
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_WFLAGNB 0x1e64
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_WFLAGNB1 0x1e08
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_WGETMSB 0x1dc8
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_WIADDR 0x1dc0
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_WIADDR2 0x1dd8
|
|
|
|
# define MGA_WMODE_SUSPEND (0 << 0)
|
|
|
|
# define MGA_WMODE_RESUME (1 << 0)
|
|
|
|
# define MGA_WMODE_JUMP (2 << 0)
|
|
|
|
# define MGA_WMODE_START (3 << 0)
|
|
|
|
# define MGA_WAGP_ENABLE (1 << 2)
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_WMISC 0x1e70
|
2005-04-17 05:20:36 +07:00
|
|
|
# define MGA_WUCODECACHE_ENABLE (1 << 0)
|
|
|
|
# define MGA_WMASTER_ENABLE (1 << 1)
|
|
|
|
# define MGA_WCACHEFLUSH_ENABLE (1 << 3)
|
|
|
|
#define MGA_WVRTXSZ 0x1dcc
|
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_YBOT 0x1c9c
|
|
|
|
#define MGA_YDST 0x1c90
|
2005-04-17 05:20:36 +07:00
|
|
|
#define MGA_YDSTLEN 0x1c88
|
|
|
|
#define MGA_YDSTORG 0x1c94
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_YTOP 0x1c98
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_ZORG 0x1c0c
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/* This finishes the current batch of commands
|
|
|
|
*/
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_EXEC 0x0100
|
2005-04-17 05:20:36 +07:00
|
|
|
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
/* AGP PLL encoding (for G200 only).
|
|
|
|
*/
|
2007-11-05 09:50:58 +07:00
|
|
|
#define MGA_AGP_PLL 0x1e4c
|
Add support for PCI MGA cards to MGA DRM.
This patch adds serveral new ioctls and a new query to get_param query to
support PCI MGA cards.
Two ioctls were added to implement interrupt based waiting. With this change,
the client-side driver no longer needs to map the primary DMA region or the
MMIO region. Previously, end-of-frame waiting was done by busy waiting in the
client-side driver until one of the MMIO registers (the current DMA pointer)
matched a pointer to the end of primary DMA space. By using interrupts, the
busy waiting and the extra mappings are removed.
A third ioctl was added to bootstrap DMA. This ioctl, which is used by the
X-server, moves a *LOT* of code from the X-server into the kernel. This allows
the kernel to do whatever needs to be done to setup DMA buffers. The entire
process and the locations of the buffers are hidden from user-mode.
Additionally, a get_param query was added to differentiate between G4x0 cards
and G550 cards. A gap was left in the numbering sequence so that, if needed,
G450 cards could be distinguished from G400 cards. According to Ville
Syrjälä, the G4x0 cards and the G550 cards handle anisotropic filtering
differently. This seems the most compatible way to let the client-side driver
know which card it's own. Doing this very small change now eliminates the
need to bump the DRM minor version twice.
http://marc.theaimsgroup.com/?l=dri-devel&m=106625815319773&w=2
(airlied - this may not work at this point, I think the follow on buffer
cleanup patches will be needed)
From: Ian Romanick <idr@us.ibm.com>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-07-10 15:20:09 +07:00
|
|
|
# define MGA_AGP2XPLL_DISABLE (0 << 0)
|
|
|
|
# define MGA_AGP2XPLL_ENABLE (1 << 0)
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/* Warp registers
|
|
|
|
*/
|
|
|
|
#define MGA_WR0 0x2d00
|
|
|
|
#define MGA_WR1 0x2d04
|
|
|
|
#define MGA_WR2 0x2d08
|
|
|
|
#define MGA_WR3 0x2d0c
|
|
|
|
#define MGA_WR4 0x2d10
|
|
|
|
#define MGA_WR5 0x2d14
|
|
|
|
#define MGA_WR6 0x2d18
|
|
|
|
#define MGA_WR7 0x2d1c
|
|
|
|
#define MGA_WR8 0x2d20
|
|
|
|
#define MGA_WR9 0x2d24
|
|
|
|
#define MGA_WR10 0x2d28
|
|
|
|
#define MGA_WR11 0x2d2c
|
|
|
|
#define MGA_WR12 0x2d30
|
|
|
|
#define MGA_WR13 0x2d34
|
|
|
|
#define MGA_WR14 0x2d38
|
|
|
|
#define MGA_WR15 0x2d3c
|
|
|
|
#define MGA_WR16 0x2d40
|
|
|
|
#define MGA_WR17 0x2d44
|
|
|
|
#define MGA_WR18 0x2d48
|
|
|
|
#define MGA_WR19 0x2d4c
|
|
|
|
#define MGA_WR20 0x2d50
|
|
|
|
#define MGA_WR21 0x2d54
|
|
|
|
#define MGA_WR22 0x2d58
|
|
|
|
#define MGA_WR23 0x2d5c
|
|
|
|
#define MGA_WR24 0x2d60
|
|
|
|
#define MGA_WR25 0x2d64
|
|
|
|
#define MGA_WR26 0x2d68
|
|
|
|
#define MGA_WR27 0x2d6c
|
|
|
|
#define MGA_WR28 0x2d70
|
|
|
|
#define MGA_WR29 0x2d74
|
|
|
|
#define MGA_WR30 0x2d78
|
|
|
|
#define MGA_WR31 0x2d7c
|
|
|
|
#define MGA_WR32 0x2d80
|
|
|
|
#define MGA_WR33 0x2d84
|
|
|
|
#define MGA_WR34 0x2d88
|
|
|
|
#define MGA_WR35 0x2d8c
|
|
|
|
#define MGA_WR36 0x2d90
|
|
|
|
#define MGA_WR37 0x2d94
|
|
|
|
#define MGA_WR38 0x2d98
|
|
|
|
#define MGA_WR39 0x2d9c
|
|
|
|
#define MGA_WR40 0x2da0
|
|
|
|
#define MGA_WR41 0x2da4
|
|
|
|
#define MGA_WR42 0x2da8
|
|
|
|
#define MGA_WR43 0x2dac
|
|
|
|
#define MGA_WR44 0x2db0
|
|
|
|
#define MGA_WR45 0x2db4
|
|
|
|
#define MGA_WR46 0x2db8
|
|
|
|
#define MGA_WR47 0x2dbc
|
|
|
|
#define MGA_WR48 0x2dc0
|
|
|
|
#define MGA_WR49 0x2dc4
|
|
|
|
#define MGA_WR50 0x2dc8
|
|
|
|
#define MGA_WR51 0x2dcc
|
|
|
|
#define MGA_WR52 0x2dd0
|
|
|
|
#define MGA_WR53 0x2dd4
|
|
|
|
#define MGA_WR54 0x2dd8
|
|
|
|
#define MGA_WR55 0x2ddc
|
|
|
|
#define MGA_WR56 0x2de0
|
|
|
|
#define MGA_WR57 0x2de4
|
|
|
|
#define MGA_WR58 0x2de8
|
|
|
|
#define MGA_WR59 0x2dec
|
|
|
|
#define MGA_WR60 0x2df0
|
|
|
|
#define MGA_WR61 0x2df4
|
|
|
|
#define MGA_WR62 0x2df8
|
|
|
|
#define MGA_WR63 0x2dfc
|
|
|
|
# define MGA_G400_WR_MAGIC (1 << 6)
|
|
|
|
# define MGA_G400_WR56_MAGIC 0x46480000 /* 12800.0f */
|
|
|
|
|
|
|
|
#define MGA_ILOAD_ALIGN 64
|
|
|
|
#define MGA_ILOAD_MASK (MGA_ILOAD_ALIGN - 1)
|
|
|
|
|
|
|
|
#define MGA_DWGCTL_FLUSH (MGA_OPCOD_TEXTURE_TRAP | \
|
|
|
|
MGA_ATYPE_I | \
|
|
|
|
MGA_ZMODE_NOZCMP | \
|
|
|
|
MGA_ARZERO | \
|
|
|
|
MGA_SGNZERO | \
|
|
|
|
MGA_BOP_SRC | \
|
|
|
|
(15 << MGA_TRANS_SHIFT))
|
|
|
|
|
|
|
|
#define MGA_DWGCTL_CLEAR (MGA_OPCOD_TRAP | \
|
|
|
|
MGA_ZMODE_NOZCMP | \
|
|
|
|
MGA_SOLID | \
|
|
|
|
MGA_ARZERO | \
|
|
|
|
MGA_SGNZERO | \
|
|
|
|
MGA_SHIFTZERO | \
|
|
|
|
MGA_BOP_SRC | \
|
|
|
|
(0 << MGA_TRANS_SHIFT) | \
|
|
|
|
MGA_BLTMOD_BMONOLEF | \
|
|
|
|
MGA_TRANSC | \
|
|
|
|
MGA_CLIPDIS)
|
|
|
|
|
|
|
|
#define MGA_DWGCTL_COPY (MGA_OPCOD_BITBLT | \
|
|
|
|
MGA_ATYPE_RPL | \
|
|
|
|
MGA_SGNZERO | \
|
|
|
|
MGA_SHIFTZERO | \
|
|
|
|
MGA_BOP_SRC | \
|
|
|
|
(0 << MGA_TRANS_SHIFT) | \
|
|
|
|
MGA_BLTMOD_BFCOL | \
|
|
|
|
MGA_CLIPDIS)
|
|
|
|
|
|
|
|
/* Simple idle test.
|
|
|
|
*/
|
2010-07-12 06:46:57 +07:00
|
|
|
static __inline__ int mga_is_idle(drm_mga_private_t *dev_priv)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2005-09-25 11:28:13 +07:00
|
|
|
u32 status = MGA_READ(MGA_STATUS) & MGA_ENGINE_IDLE_MASK;
|
|
|
|
return (status == MGA_ENDPRDMASTS);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|