2013-03-20 00:53:03 +07:00
|
|
|
/*
|
|
|
|
* Device Tree Source for OMAP34xx/OMAP35xx SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
2013-05-31 19:32:55 +07:00
|
|
|
#include "omap3.dtsi"
|
2013-03-20 00:53:03 +07:00
|
|
|
|
|
|
|
/ {
|
|
|
|
cpus {
|
|
|
|
cpu@0 {
|
|
|
|
/* OMAP343x/OMAP35xx variants OPP1-5 */
|
|
|
|
operating-points = <
|
|
|
|
/* kHz uV */
|
|
|
|
125000 975000
|
|
|
|
250000 1075000
|
|
|
|
500000 1200000
|
|
|
|
550000 1270000
|
|
|
|
600000 1350000
|
|
|
|
>;
|
|
|
|
clock-latency = <300000>; /* From legacy driver */
|
|
|
|
};
|
|
|
|
};
|
2014-01-08 05:01:39 +07:00
|
|
|
|
|
|
|
ocp {
|
|
|
|
omap3_pmx_core2: pinmux@480025d8 {
|
|
|
|
compatible = "ti,omap3-padconf", "pinctrl-single";
|
|
|
|
reg = <0x480025d8 0x24>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
pinctrl-single,register-width = <16>;
|
|
|
|
pinctrl-single,function-mask = <0xff1f>;
|
|
|
|
};
|
|
|
|
};
|
2013-03-20 00:53:03 +07:00
|
|
|
};
|
2013-07-22 16:29:29 +07:00
|
|
|
|
2014-05-10 23:37:49 +07:00
|
|
|
&ssi {
|
|
|
|
status = "ok";
|
|
|
|
|
|
|
|
clocks = <&ssi_ssr_fck>,
|
|
|
|
<&ssi_sst_fck>,
|
|
|
|
<&ssi_ick>;
|
|
|
|
clock-names = "ssi_ssr_fck",
|
|
|
|
"ssi_sst_fck",
|
|
|
|
"ssi_ick";
|
|
|
|
};
|
|
|
|
|
2013-07-22 16:29:29 +07:00
|
|
|
/include/ "omap34xx-omap36xx-clocks.dtsi"
|
|
|
|
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
|
2014-01-29 09:44:53 +07:00
|
|
|
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
|