2014-10-27 15:12:02 +07:00
|
|
|
/*
|
|
|
|
* Support of MSI, HPET and DMAR interrupts.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo
|
|
|
|
* Moved from arch/x86/kernel/apic/io_apic.c.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/dmar.h>
|
|
|
|
#include <linux/hpet.h>
|
|
|
|
#include <linux/msi.h>
|
2015-04-13 13:11:26 +07:00
|
|
|
#include <linux/irqdomain.h>
|
2014-10-27 15:12:02 +07:00
|
|
|
#include <asm/msidef.h>
|
|
|
|
#include <asm/hpet.h>
|
|
|
|
#include <asm/hw_irq.h>
|
|
|
|
#include <asm/apic.h>
|
|
|
|
#include <asm/irq_remapping.h>
|
|
|
|
|
|
|
|
void native_compose_msi_msg(struct pci_dev *pdev,
|
|
|
|
unsigned int irq, unsigned int dest,
|
|
|
|
struct msi_msg *msg, u8 hpet_id)
|
|
|
|
{
|
|
|
|
struct irq_cfg *cfg = irq_cfg(irq);
|
|
|
|
|
|
|
|
msg->address_hi = MSI_ADDR_BASE_HI;
|
|
|
|
|
|
|
|
if (x2apic_enabled())
|
|
|
|
msg->address_hi |= MSI_ADDR_EXT_DEST_ID(dest);
|
|
|
|
|
|
|
|
msg->address_lo =
|
|
|
|
MSI_ADDR_BASE_LO |
|
|
|
|
((apic->irq_dest_mode == 0) ?
|
|
|
|
MSI_ADDR_DEST_MODE_PHYSICAL :
|
|
|
|
MSI_ADDR_DEST_MODE_LOGICAL) |
|
|
|
|
((apic->irq_delivery_mode != dest_LowestPrio) ?
|
|
|
|
MSI_ADDR_REDIRECTION_CPU :
|
|
|
|
MSI_ADDR_REDIRECTION_LOWPRI) |
|
|
|
|
MSI_ADDR_DEST_ID(dest);
|
|
|
|
|
|
|
|
msg->data =
|
|
|
|
MSI_DATA_TRIGGER_EDGE |
|
|
|
|
MSI_DATA_LEVEL_ASSERT |
|
|
|
|
((apic->irq_delivery_mode != dest_LowestPrio) ?
|
|
|
|
MSI_DATA_DELIVERY_FIXED :
|
|
|
|
MSI_DATA_DELIVERY_LOWPRI) |
|
|
|
|
MSI_DATA_VECTOR(cfg->vector);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq,
|
|
|
|
struct msi_msg *msg, u8 hpet_id)
|
|
|
|
{
|
|
|
|
struct irq_cfg *cfg;
|
|
|
|
int err;
|
|
|
|
unsigned dest;
|
|
|
|
|
|
|
|
if (disable_apic)
|
|
|
|
return -ENXIO;
|
|
|
|
|
|
|
|
cfg = irq_cfg(irq);
|
|
|
|
err = assign_irq_vector(irq, cfg, apic->target_cpus());
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
|
|
|
err = apic->cpu_mask_to_apicid_and(cfg->domain,
|
|
|
|
apic->target_cpus(), &dest);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
|
|
|
x86_msi.compose_msi_msg(pdev, irq, dest, msg, hpet_id);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
msi_set_affinity(struct irq_data *data, const struct cpumask *mask, bool force)
|
|
|
|
{
|
2014-10-27 15:12:07 +07:00
|
|
|
struct irq_cfg *cfg = irqd_cfg(data);
|
2014-10-27 15:12:02 +07:00
|
|
|
struct msi_msg msg;
|
|
|
|
unsigned int dest;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = apic_set_affinity(data, mask, &dest);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
__get_cached_msi_msg(data->msi_desc, &msg);
|
|
|
|
|
|
|
|
msg.data &= ~MSI_DATA_VECTOR_MASK;
|
|
|
|
msg.data |= MSI_DATA_VECTOR(cfg->vector);
|
|
|
|
msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK;
|
|
|
|
msg.address_lo |= MSI_ADDR_DEST_ID(dest);
|
|
|
|
|
|
|
|
__pci_write_msi_msg(data->msi_desc, &msg);
|
|
|
|
|
|
|
|
return IRQ_SET_MASK_OK_NOCOPY;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* IRQ Chip for MSI PCI/PCI-X/PCI-Express Devices,
|
|
|
|
* which implement the MSI or MSI-X Capability Structure.
|
|
|
|
*/
|
|
|
|
static struct irq_chip msi_chip = {
|
|
|
|
.name = "PCI-MSI",
|
|
|
|
.irq_unmask = pci_msi_unmask_irq,
|
|
|
|
.irq_mask = pci_msi_mask_irq,
|
|
|
|
.irq_ack = apic_ack_edge,
|
|
|
|
.irq_set_affinity = msi_set_affinity,
|
|
|
|
.irq_retrigger = apic_retrigger_irq,
|
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
|
|
|
};
|
|
|
|
|
|
|
|
int setup_msi_irq(struct pci_dev *dev, struct msi_desc *msidesc,
|
|
|
|
unsigned int irq_base, unsigned int irq_offset)
|
|
|
|
{
|
|
|
|
struct irq_chip *chip = &msi_chip;
|
|
|
|
struct msi_msg msg;
|
|
|
|
unsigned int irq = irq_base + irq_offset;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = msi_compose_msg(dev, irq, &msg, -1);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
irq_set_msi_desc_off(irq_base, irq_offset, msidesc);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* MSI-X message is written per-IRQ, the offset is always 0.
|
|
|
|
* MSI message denotes a contiguous group of IRQs, written for 0th IRQ.
|
|
|
|
*/
|
|
|
|
if (!irq_offset)
|
|
|
|
pci_write_msi_msg(irq, &msg);
|
|
|
|
|
|
|
|
setup_remapped_irq(irq, irq_cfg(irq), chip);
|
|
|
|
|
|
|
|
irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge");
|
|
|
|
|
|
|
|
dev_dbg(&dev->dev, "irq %d for MSI/MSI-X\n", irq);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int native_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
|
|
|
|
{
|
|
|
|
struct msi_desc *msidesc;
|
2015-04-13 13:11:26 +07:00
|
|
|
int irq, ret;
|
2014-10-27 15:12:02 +07:00
|
|
|
|
|
|
|
/* Multiple MSI vectors only supported with interrupt remapping */
|
|
|
|
if (type == PCI_CAP_ID_MSI && nvec > 1)
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
list_for_each_entry(msidesc, &dev->msi_list, list) {
|
2015-04-13 13:11:26 +07:00
|
|
|
irq = irq_domain_alloc_irqs(NULL, 1, NUMA_NO_NODE, NULL);
|
|
|
|
if (irq <= 0)
|
2014-10-27 15:12:02 +07:00
|
|
|
return -ENOSPC;
|
|
|
|
|
|
|
|
ret = setup_msi_irq(dev, msidesc, irq, 0);
|
|
|
|
if (ret < 0) {
|
2015-04-13 13:11:26 +07:00
|
|
|
irq_domain_free_irqs(irq, 1);
|
2014-10-27 15:12:02 +07:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void native_teardown_msi_irq(unsigned int irq)
|
|
|
|
{
|
2015-04-13 13:11:26 +07:00
|
|
|
irq_domain_free_irqs(irq, 1);
|
2014-10-27 15:12:02 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_DMAR_TABLE
|
|
|
|
static int
|
|
|
|
dmar_msi_set_affinity(struct irq_data *data, const struct cpumask *mask,
|
|
|
|
bool force)
|
|
|
|
{
|
2014-10-27 15:12:07 +07:00
|
|
|
struct irq_cfg *cfg = irqd_cfg(data);
|
2014-10-27 15:12:02 +07:00
|
|
|
unsigned int dest, irq = data->irq;
|
|
|
|
struct msi_msg msg;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = apic_set_affinity(data, mask, &dest);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
dmar_msi_read(irq, &msg);
|
|
|
|
|
|
|
|
msg.data &= ~MSI_DATA_VECTOR_MASK;
|
|
|
|
msg.data |= MSI_DATA_VECTOR(cfg->vector);
|
|
|
|
msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK;
|
|
|
|
msg.address_lo |= MSI_ADDR_DEST_ID(dest);
|
|
|
|
msg.address_hi = MSI_ADDR_BASE_HI | MSI_ADDR_EXT_DEST_ID(dest);
|
|
|
|
|
|
|
|
dmar_msi_write(irq, &msg);
|
|
|
|
|
|
|
|
return IRQ_SET_MASK_OK_NOCOPY;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irq_chip dmar_msi_type = {
|
|
|
|
.name = "DMAR_MSI",
|
|
|
|
.irq_unmask = dmar_msi_unmask,
|
|
|
|
.irq_mask = dmar_msi_mask,
|
|
|
|
.irq_ack = apic_ack_edge,
|
|
|
|
.irq_set_affinity = dmar_msi_set_affinity,
|
|
|
|
.irq_retrigger = apic_retrigger_irq,
|
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
|
|
|
};
|
|
|
|
|
|
|
|
int arch_setup_dmar_msi(unsigned int irq)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
struct msi_msg msg;
|
|
|
|
|
|
|
|
ret = msi_compose_msg(NULL, irq, &msg, -1);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
dmar_msi_write(irq, &msg);
|
|
|
|
irq_set_chip_and_handler_name(irq, &dmar_msi_type, handle_edge_irq,
|
|
|
|
"edge");
|
|
|
|
return 0;
|
|
|
|
}
|
2015-04-13 13:11:29 +07:00
|
|
|
|
|
|
|
int dmar_alloc_hwirq(void)
|
|
|
|
{
|
|
|
|
return irq_domain_alloc_irqs(NULL, 1, NUMA_NO_NODE, NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
void dmar_free_hwirq(int irq)
|
|
|
|
{
|
|
|
|
irq_domain_free_irqs(irq, 1);
|
|
|
|
}
|
2014-10-27 15:12:02 +07:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* MSI message composition
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_HPET_TIMER
|
|
|
|
|
|
|
|
static int hpet_msi_set_affinity(struct irq_data *data,
|
|
|
|
const struct cpumask *mask, bool force)
|
|
|
|
{
|
2014-10-27 15:12:07 +07:00
|
|
|
struct irq_cfg *cfg = irqd_cfg(data);
|
2014-10-27 15:12:02 +07:00
|
|
|
struct msi_msg msg;
|
|
|
|
unsigned int dest;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = apic_set_affinity(data, mask, &dest);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
hpet_msi_read(data->handler_data, &msg);
|
|
|
|
|
|
|
|
msg.data &= ~MSI_DATA_VECTOR_MASK;
|
|
|
|
msg.data |= MSI_DATA_VECTOR(cfg->vector);
|
|
|
|
msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK;
|
|
|
|
msg.address_lo |= MSI_ADDR_DEST_ID(dest);
|
|
|
|
|
|
|
|
hpet_msi_write(data->handler_data, &msg);
|
|
|
|
|
|
|
|
return IRQ_SET_MASK_OK_NOCOPY;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irq_chip hpet_msi_type = {
|
|
|
|
.name = "HPET_MSI",
|
|
|
|
.irq_unmask = hpet_msi_unmask,
|
|
|
|
.irq_mask = hpet_msi_mask,
|
|
|
|
.irq_ack = apic_ack_edge,
|
|
|
|
.irq_set_affinity = hpet_msi_set_affinity,
|
|
|
|
.irq_retrigger = apic_retrigger_irq,
|
|
|
|
.flags = IRQCHIP_SKIP_SET_WAKE,
|
|
|
|
};
|
|
|
|
|
|
|
|
int default_setup_hpet_msi(unsigned int irq, unsigned int id)
|
|
|
|
{
|
|
|
|
struct irq_chip *chip = &hpet_msi_type;
|
|
|
|
struct msi_msg msg;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = msi_compose_msg(NULL, irq, &msg, id);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
hpet_msi_write(irq_get_handler_data(irq), &msg);
|
|
|
|
irq_set_status_flags(irq, IRQ_MOVE_PCNTXT);
|
|
|
|
setup_remapped_irq(irq, irq_cfg(irq), chip);
|
|
|
|
|
|
|
|
irq_set_chip_and_handler_name(irq, chip, handle_edge_irq, "edge");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|