mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
49 lines
1.4 KiB
Plaintext
49 lines
1.4 KiB
Plaintext
|
* Qualcomm AHCI SATA Controller
|
||
|
|
|
||
|
|
SATA nodes are defined to describe on-chip Serial ATA controllers.
|
||
|
|
Each SATA controller should have its own node.
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : compatible list, must contain "generic-ahci"
|
||
|
|
- interrupts : <interrupt mapping for SATA IRQ>
|
||
|
|
- reg : <registers mapping>
|
||
|
|
- phys : Must contain exactly one entry as specified
|
||
|
|
in phy-bindings.txt
|
||
|
|
- phy-names : Must be "sata-phy"
|
||
|
|
|
||
|
|
Required properties for "qcom,ipq806x-ahci" compatible:
|
||
|
|
- clocks : Must contain an entry for each entry in clock-names.
|
||
|
|
- clock-names : Shall be:
|
||
|
|
"slave_iface" - Fabric port AHB clock for SATA
|
||
|
|
"iface" - AHB clock
|
||
|
|
"core" - core clock
|
||
|
|
"rxoob" - RX out-of-band clock
|
||
|
|
"pmalive" - Power Module Alive clock
|
||
|
|
- assigned-clocks : Shall be:
|
||
|
|
SATA_RXOOB_CLK
|
||
|
|
SATA_PMALIVE_CLK
|
||
|
|
- assigned-clock-rates : Shall be:
|
||
|
|
100Mhz (100000000) for SATA_RXOOB_CLK
|
||
|
|
100Mhz (100000000) for SATA_PMALIVE_CLK
|
||
|
|
|
||
|
|
Example:
|
||
|
|
sata@29000000 {
|
||
|
|
compatible = "qcom,ipq806x-ahci", "generic-ahci";
|
||
|
|
reg = <0x29000000 0x180>;
|
||
|
|
|
||
|
|
interrupts = <0 209 0x0>;
|
||
|
|
|
||
|
|
clocks = <&gcc SFAB_SATA_S_H_CLK>,
|
||
|
|
<&gcc SATA_H_CLK>,
|
||
|
|
<&gcc SATA_A_CLK>,
|
||
|
|
<&gcc SATA_RXOOB_CLK>,
|
||
|
|
<&gcc SATA_PMALIVE_CLK>;
|
||
|
|
clock-names = "slave_iface", "iface", "core",
|
||
|
|
"rxoob", "pmalive";
|
||
|
|
assigned-clocks = <&gcc SATA_RXOOB_CLK>, <&gcc SATA_PMALIVE_CLK>;
|
||
|
|
assigned-clock-rates = <100000000>, <100000000>;
|
||
|
|
|
||
|
|
phys = <&sata_phy>;
|
||
|
|
phy-names = "sata-phy";
|
||
|
|
};
|