2005-04-17 05:20:36 +07:00
|
|
|
/**
|
|
|
|
* \file radeon_drv.c
|
|
|
|
* ATI Radeon driver
|
|
|
|
*
|
|
|
|
* \author Gareth Hughes <gareth@valinux.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
|
|
|
* All Rights Reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "drmP.h"
|
|
|
|
#include "drm.h"
|
|
|
|
#include "radeon_drm.h"
|
|
|
|
#include "radeon_drv.h"
|
|
|
|
|
|
|
|
#include "drm_pciids.h"
|
2009-06-05 19:42:42 +07:00
|
|
|
#include <linux/console.h>
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* KMS wrapper.
|
2010-03-01 13:32:15 +07:00
|
|
|
* - 2.0.0 - initial interface
|
|
|
|
* - 2.1.0 - add square tiling interface
|
2010-03-27 02:24:14 +07:00
|
|
|
* - 2.2.0 - add r6xx/r7xx const buffer support
|
2010-02-22 03:24:15 +07:00
|
|
|
* - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
|
2010-05-12 23:01:13 +07:00
|
|
|
* - 2.4.0 - add crtc id query
|
2010-06-04 06:00:03 +07:00
|
|
|
* - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen
|
2010-07-13 08:11:11 +07:00
|
|
|
* - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500)
|
2009-06-05 19:42:42 +07:00
|
|
|
*/
|
|
|
|
#define KMS_DRIVER_MAJOR 2
|
2010-06-05 00:10:12 +07:00
|
|
|
#define KMS_DRIVER_MINOR 6
|
2009-06-05 19:42:42 +07:00
|
|
|
#define KMS_DRIVER_PATCHLEVEL 0
|
|
|
|
int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
|
|
|
|
int radeon_driver_unload_kms(struct drm_device *dev);
|
|
|
|
int radeon_driver_firstopen_kms(struct drm_device *dev);
|
|
|
|
void radeon_driver_lastclose_kms(struct drm_device *dev);
|
|
|
|
int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
|
|
|
|
void radeon_driver_postclose_kms(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
void radeon_driver_preclose_kms(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
|
|
|
|
int radeon_resume_kms(struct drm_device *dev);
|
|
|
|
u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc);
|
|
|
|
int radeon_enable_vblank_kms(struct drm_device *dev, int crtc);
|
|
|
|
void radeon_disable_vblank_kms(struct drm_device *dev, int crtc);
|
|
|
|
void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
|
|
|
|
int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
|
|
|
|
void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
|
|
|
|
irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS);
|
|
|
|
int radeon_dma_ioctl_kms(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int radeon_gem_object_init(struct drm_gem_object *obj);
|
|
|
|
void radeon_gem_object_free(struct drm_gem_object *obj);
|
|
|
|
extern struct drm_ioctl_desc radeon_ioctls_kms[];
|
|
|
|
extern int radeon_max_kms_ioctl;
|
|
|
|
int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
|
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
int radeon_debugfs_init(struct drm_minor *minor);
|
|
|
|
void radeon_debugfs_cleanup(struct drm_minor *minor);
|
|
|
|
#endif
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-09-30 14:09:07 +07:00
|
|
|
int radeon_no_wb;
|
2009-06-05 19:42:42 +07:00
|
|
|
int radeon_modeset = -1;
|
|
|
|
int radeon_dynclks = -1;
|
|
|
|
int radeon_r4xx_atom = 0;
|
|
|
|
int radeon_agpmode = 0;
|
|
|
|
int radeon_vram_limit = 0;
|
|
|
|
int radeon_gart_size = 512; /* default gart size */
|
|
|
|
int radeon_benchmarking = 0;
|
2009-07-21 16:23:57 +07:00
|
|
|
int radeon_testing = 0;
|
2009-06-05 19:42:42 +07:00
|
|
|
int radeon_connector_table = 0;
|
2009-08-13 13:32:14 +07:00
|
|
|
int radeon_tv = 1;
|
2010-02-23 15:24:38 +07:00
|
|
|
int radeon_new_pll = -1;
|
2009-10-12 04:49:13 +07:00
|
|
|
int radeon_audio = 1;
|
2010-03-31 11:33:27 +07:00
|
|
|
int radeon_disp_priority = 0;
|
2010-03-17 13:07:37 +07:00
|
|
|
int radeon_hw_i2c = 0;
|
2005-09-30 14:09:07 +07:00
|
|
|
|
2008-07-31 14:07:23 +07:00
|
|
|
MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
|
2005-09-30 14:09:07 +07:00
|
|
|
module_param_named(no_wb, radeon_no_wb, int, 0444);
|
|
|
|
|
2009-06-05 19:42:42 +07:00
|
|
|
MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
|
|
|
|
module_param_named(modeset, radeon_modeset, int, 0400);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
|
|
|
|
module_param_named(dynclks, radeon_dynclks, int, 0444);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
|
|
|
|
module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing");
|
|
|
|
module_param_named(vramlimit, radeon_vram_limit, int, 0600);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
|
|
|
|
module_param_named(agpmode, radeon_agpmode, int, 0444);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32,64, etc)\n");
|
|
|
|
module_param_named(gartsize, radeon_gart_size, int, 0600);
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(benchmark, "Run benchmark");
|
|
|
|
module_param_named(benchmark, radeon_benchmarking, int, 0444);
|
|
|
|
|
2009-07-21 16:23:57 +07:00
|
|
|
MODULE_PARM_DESC(test, "Run tests");
|
|
|
|
module_param_named(test, radeon_testing, int, 0444);
|
|
|
|
|
2009-06-05 19:42:42 +07:00
|
|
|
MODULE_PARM_DESC(connector_table, "Force connector table");
|
|
|
|
module_param_named(connector_table, radeon_connector_table, int, 0444);
|
2009-08-13 13:32:14 +07:00
|
|
|
|
|
|
|
MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
|
|
|
|
module_param_named(tv, radeon_tv, int, 0444);
|
2009-06-05 19:42:42 +07:00
|
|
|
|
2010-02-23 15:24:38 +07:00
|
|
|
MODULE_PARM_DESC(new_pll, "Select new PLL code");
|
2009-12-10 05:44:25 +07:00
|
|
|
module_param_named(new_pll, radeon_new_pll, int, 0444);
|
|
|
|
|
2009-10-12 04:49:13 +07:00
|
|
|
MODULE_PARM_DESC(audio, "Audio enable (0 = disable)");
|
|
|
|
module_param_named(audio, radeon_audio, int, 0444);
|
|
|
|
|
2010-03-31 11:33:27 +07:00
|
|
|
MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
|
|
|
|
module_param_named(disp_priority, radeon_disp_priority, int, 0444);
|
|
|
|
|
2010-03-17 13:07:37 +07:00
|
|
|
MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
|
|
|
|
module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
|
|
|
|
|
2008-10-01 02:14:26 +07:00
|
|
|
static int radeon_suspend(struct drm_device *dev, pm_message_t state)
|
|
|
|
{
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2009-03-10 15:36:38 +07:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
|
|
|
|
return 0;
|
|
|
|
|
2008-10-01 02:14:26 +07:00
|
|
|
/* Disable *all* interrupts */
|
2009-03-06 23:47:54 +07:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
|
2008-10-01 02:14:26 +07:00
|
|
|
RADEON_WRITE(R500_DxMODE_INT_MASK, 0);
|
|
|
|
RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int radeon_resume(struct drm_device *dev)
|
|
|
|
{
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
2009-03-10 15:36:38 +07:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
|
|
|
|
return 0;
|
|
|
|
|
2008-10-01 02:14:26 +07:00
|
|
|
/* Restore interrupt registers */
|
2009-03-06 23:47:54 +07:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
|
2008-10-01 02:14:26 +07:00
|
|
|
RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
|
|
|
|
RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
static struct pci_device_id pciidlist[] = {
|
|
|
|
radeon_PCI_IDS
|
|
|
|
};
|
|
|
|
|
2009-06-05 19:42:42 +07:00
|
|
|
#if defined(CONFIG_DRM_RADEON_KMS)
|
|
|
|
MODULE_DEVICE_TABLE(pci, pciidlist);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static struct drm_driver driver_old = {
|
2005-09-25 11:28:13 +07:00
|
|
|
.driver_features =
|
|
|
|
DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
|
2008-10-01 02:14:26 +07:00
|
|
|
DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED,
|
2005-04-17 05:20:36 +07:00
|
|
|
.dev_priv_size = sizeof(drm_radeon_buf_priv_t),
|
2005-11-10 18:16:34 +07:00
|
|
|
.load = radeon_driver_load,
|
|
|
|
.firstopen = radeon_driver_firstopen,
|
|
|
|
.open = radeon_driver_open,
|
|
|
|
.preclose = radeon_driver_preclose,
|
|
|
|
.postclose = radeon_driver_postclose,
|
|
|
|
.lastclose = radeon_driver_lastclose,
|
|
|
|
.unload = radeon_driver_unload,
|
2008-10-01 02:14:26 +07:00
|
|
|
.suspend = radeon_suspend,
|
|
|
|
.resume = radeon_resume,
|
|
|
|
.get_vblank_counter = radeon_get_vblank_counter,
|
|
|
|
.enable_vblank = radeon_enable_vblank,
|
|
|
|
.disable_vblank = radeon_disable_vblank,
|
2008-12-19 06:22:02 +07:00
|
|
|
.master_create = radeon_master_create,
|
|
|
|
.master_destroy = radeon_master_destroy,
|
2005-04-17 05:20:36 +07:00
|
|
|
.irq_preinstall = radeon_driver_irq_preinstall,
|
|
|
|
.irq_postinstall = radeon_driver_irq_postinstall,
|
|
|
|
.irq_uninstall = radeon_driver_irq_uninstall,
|
|
|
|
.irq_handler = radeon_driver_irq_handler,
|
|
|
|
.reclaim_buffers = drm_core_reclaim_buffers,
|
|
|
|
.get_reg_ofs = drm_core_get_reg_ofs,
|
|
|
|
.ioctls = radeon_ioctls,
|
|
|
|
.dma_ioctl = radeon_cp_buffers,
|
|
|
|
.fops = {
|
2005-09-25 11:28:13 +07:00
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.open = drm_open,
|
|
|
|
.release = drm_release,
|
2009-12-17 05:17:09 +07:00
|
|
|
.unlocked_ioctl = drm_ioctl,
|
2005-09-25 11:28:13 +07:00
|
|
|
.mmap = drm_mmap,
|
|
|
|
.poll = drm_poll,
|
|
|
|
.fasync = drm_fasync,
|
2010-05-06 23:52:14 +07:00
|
|
|
.read = drm_read,
|
drm: 32/64-bit DRM ioctl compatibility patch
The patch is against a 2.6.11 kernel tree. I am running this with a
32-bit X server (compiled up from X.org CVS as of a couple of weeks
ago) and 32-bit DRI libraries and clients. All the userland stuff is
identical to what I am using under a 32-bit kernel on my G4 powerbook
(which is a 32-bit machine of course). I haven't tried compiling up a
64-bit X server or clients yet.
In the compatibility routines I have assumed that the kernel can
safely access user addresses after set_fs(KERNEL_DS). That is, where
an ioctl argument structure contains pointers to other structures, and
those other structures are already compatible between the 32-bit and
64-bit ABIs (i.e. they only contain things like chars, shorts or
ints), I just check the address with access_ok() and then pass it
through to the 64-bit ioctl code. I believe this approach may not
work on sparc64, but it does work on ppc64 and x86_64 at least.
One tricky area which may need to be revisited is the question of how
to handle the handles which we pass back to userspace to identify
mappings. These handles are generated in the ADDMAP ioctl and then
passed in as the offset value to mmap. However, offset values for
mmap seem to be generated in other ways as well, particularly for AGP
mappings.
The approach I have ended up with is to generate a fake 32-bit handle
only for _DRM_SHM mappings. The handles for other mappings (AGP, REG,
FB) are physical addresses which are already limited to 32 bits, and
generating fake handles for them created all sorts of problems in the
mmap/nopage code.
This patch has been updated to use the new compatibility ioctls.
From: Paul Mackerras <paulus@samba.org>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-06-23 18:29:18 +07:00
|
|
|
#ifdef CONFIG_COMPAT
|
2005-09-25 11:28:13 +07:00
|
|
|
.compat_ioctl = radeon_compat_ioctl,
|
drm: 32/64-bit DRM ioctl compatibility patch
The patch is against a 2.6.11 kernel tree. I am running this with a
32-bit X server (compiled up from X.org CVS as of a couple of weeks
ago) and 32-bit DRI libraries and clients. All the userland stuff is
identical to what I am using under a 32-bit kernel on my G4 powerbook
(which is a 32-bit machine of course). I haven't tried compiling up a
64-bit X server or clients yet.
In the compatibility routines I have assumed that the kernel can
safely access user addresses after set_fs(KERNEL_DS). That is, where
an ioctl argument structure contains pointers to other structures, and
those other structures are already compatible between the 32-bit and
64-bit ABIs (i.e. they only contain things like chars, shorts or
ints), I just check the address with access_ok() and then pass it
through to the 64-bit ioctl code. I believe this approach may not
work on sparc64, but it does work on ppc64 and x86_64 at least.
One tricky area which may need to be revisited is the question of how
to handle the handles which we pass back to userspace to identify
mappings. These handles are generated in the ADDMAP ioctl and then
passed in as the offset value to mmap. However, offset values for
mmap seem to be generated in other ways as well, particularly for AGP
mappings.
The approach I have ended up with is to generate a fake 32-bit handle
only for _DRM_SHM mappings. The handles for other mappings (AGP, REG,
FB) are physical addresses which are already limited to 32 bits, and
generating fake handles for them created all sorts of problems in the
mmap/nopage code.
This patch has been updated to use the new compatibility ioctls.
From: Paul Mackerras <paulus@samba.org>
Signed-off-by: Dave Airlie <airlied@linux.ie>
2005-06-23 18:29:18 +07:00
|
|
|
#endif
|
2005-11-10 18:16:34 +07:00
|
|
|
},
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
.pci_driver = {
|
2005-11-10 18:16:34 +07:00
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.id_table = pciidlist,
|
|
|
|
},
|
|
|
|
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.desc = DRIVER_DESC,
|
|
|
|
.date = DRIVER_DATE,
|
|
|
|
.major = DRIVER_MAJOR,
|
|
|
|
.minor = DRIVER_MINOR,
|
|
|
|
.patchlevel = DRIVER_PATCHLEVEL,
|
2005-04-17 05:20:36 +07:00
|
|
|
};
|
|
|
|
|
2009-06-05 19:42:42 +07:00
|
|
|
static struct drm_driver kms_driver;
|
|
|
|
|
|
|
|
static int __devinit
|
|
|
|
radeon_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
|
|
|
|
{
|
2010-05-28 02:40:25 +07:00
|
|
|
return drm_get_pci_dev(pdev, ent, &kms_driver);
|
2009-06-05 19:42:42 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
radeon_pci_remove(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
|
|
|
|
drm_put_dev(dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
return radeon_suspend_kms(dev, state);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
radeon_pci_resume(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
return radeon_resume_kms(dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct drm_driver kms_driver = {
|
|
|
|
.driver_features =
|
|
|
|
DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
|
|
|
|
DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM,
|
|
|
|
.dev_priv_size = 0,
|
|
|
|
.load = radeon_driver_load_kms,
|
|
|
|
.firstopen = radeon_driver_firstopen_kms,
|
|
|
|
.open = radeon_driver_open_kms,
|
|
|
|
.preclose = radeon_driver_preclose_kms,
|
|
|
|
.postclose = radeon_driver_postclose_kms,
|
|
|
|
.lastclose = radeon_driver_lastclose_kms,
|
|
|
|
.unload = radeon_driver_unload_kms,
|
|
|
|
.suspend = radeon_suspend_kms,
|
|
|
|
.resume = radeon_resume_kms,
|
|
|
|
.get_vblank_counter = radeon_get_vblank_counter_kms,
|
|
|
|
.enable_vblank = radeon_enable_vblank_kms,
|
|
|
|
.disable_vblank = radeon_disable_vblank_kms,
|
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
.debugfs_init = radeon_debugfs_init,
|
|
|
|
.debugfs_cleanup = radeon_debugfs_cleanup,
|
|
|
|
#endif
|
|
|
|
.irq_preinstall = radeon_driver_irq_preinstall_kms,
|
|
|
|
.irq_postinstall = radeon_driver_irq_postinstall_kms,
|
|
|
|
.irq_uninstall = radeon_driver_irq_uninstall_kms,
|
|
|
|
.irq_handler = radeon_driver_irq_handler_kms,
|
|
|
|
.reclaim_buffers = drm_core_reclaim_buffers,
|
|
|
|
.get_reg_ofs = drm_core_get_reg_ofs,
|
|
|
|
.ioctls = radeon_ioctls_kms,
|
|
|
|
.gem_init_object = radeon_gem_object_init,
|
|
|
|
.gem_free_object = radeon_gem_object_free,
|
|
|
|
.dma_ioctl = radeon_dma_ioctl_kms,
|
|
|
|
.fops = {
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.open = drm_open,
|
|
|
|
.release = drm_release,
|
2009-12-17 05:17:09 +07:00
|
|
|
.unlocked_ioctl = drm_ioctl,
|
2009-06-05 19:42:42 +07:00
|
|
|
.mmap = radeon_mmap,
|
|
|
|
.poll = drm_poll,
|
|
|
|
.fasync = drm_fasync,
|
2010-05-06 23:52:14 +07:00
|
|
|
.read = drm_read,
|
2009-06-05 19:42:42 +07:00
|
|
|
#ifdef CONFIG_COMPAT
|
2009-09-15 06:03:43 +07:00
|
|
|
.compat_ioctl = radeon_kms_compat_ioctl,
|
2009-06-05 19:42:42 +07:00
|
|
|
#endif
|
|
|
|
},
|
|
|
|
|
|
|
|
.pci_driver = {
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.id_table = pciidlist,
|
|
|
|
.probe = radeon_pci_probe,
|
|
|
|
.remove = radeon_pci_remove,
|
|
|
|
.suspend = radeon_pci_suspend,
|
|
|
|
.resume = radeon_pci_resume,
|
|
|
|
},
|
|
|
|
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.desc = DRIVER_DESC,
|
|
|
|
.date = DRIVER_DATE,
|
|
|
|
.major = KMS_DRIVER_MAJOR,
|
|
|
|
.minor = KMS_DRIVER_MINOR,
|
|
|
|
.patchlevel = KMS_DRIVER_PATCHLEVEL,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct drm_driver *driver;
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
static int __init radeon_init(void)
|
|
|
|
{
|
2009-06-05 19:42:42 +07:00
|
|
|
driver = &driver_old;
|
|
|
|
driver->num_ioctls = radeon_max_ioctl;
|
2009-08-03 09:05:34 +07:00
|
|
|
#ifdef CONFIG_VGA_CONSOLE
|
|
|
|
if (vgacon_text_force() && radeon_modeset == -1) {
|
|
|
|
DRM_INFO("VGACON disable radeon kernel modesetting.\n");
|
|
|
|
driver = &driver_old;
|
|
|
|
driver->driver_features &= ~DRIVER_MODESET;
|
|
|
|
radeon_modeset = 0;
|
|
|
|
}
|
|
|
|
#endif
|
2009-06-05 19:42:42 +07:00
|
|
|
/* if enabled by default */
|
|
|
|
if (radeon_modeset == -1) {
|
2009-09-08 08:09:50 +07:00
|
|
|
#ifdef CONFIG_DRM_RADEON_KMS
|
|
|
|
DRM_INFO("radeon defaulting to kernel modesetting.\n");
|
2009-06-05 19:42:42 +07:00
|
|
|
radeon_modeset = 1;
|
2009-09-08 08:09:50 +07:00
|
|
|
#else
|
|
|
|
DRM_INFO("radeon defaulting to userspace modesetting.\n");
|
|
|
|
radeon_modeset = 0;
|
|
|
|
#endif
|
2009-06-05 19:42:42 +07:00
|
|
|
}
|
|
|
|
if (radeon_modeset == 1) {
|
|
|
|
DRM_INFO("radeon kernel modesetting enabled.\n");
|
|
|
|
driver = &kms_driver;
|
|
|
|
driver->driver_features |= DRIVER_MODESET;
|
|
|
|
driver->num_ioctls = radeon_max_kms_ioctl;
|
2010-02-01 12:38:10 +07:00
|
|
|
radeon_register_atpx_handler();
|
2009-06-05 19:42:42 +07:00
|
|
|
}
|
|
|
|
/* if the vga console setting is enabled still
|
|
|
|
* let modprobe override it */
|
|
|
|
return drm_init(driver);
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit radeon_exit(void)
|
|
|
|
{
|
2009-06-05 19:42:42 +07:00
|
|
|
drm_exit(driver);
|
2010-02-01 12:38:10 +07:00
|
|
|
radeon_unregister_atpx_handler();
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
2009-06-22 23:16:13 +07:00
|
|
|
module_init(radeon_init);
|
2005-04-17 05:20:36 +07:00
|
|
|
module_exit(radeon_exit);
|
|
|
|
|
2005-09-25 11:28:13 +07:00
|
|
|
MODULE_AUTHOR(DRIVER_AUTHOR);
|
|
|
|
MODULE_DESCRIPTION(DRIVER_DESC);
|
2005-04-17 05:20:36 +07:00
|
|
|
MODULE_LICENSE("GPL and additional rights");
|