2018-12-09 21:26:08 +07:00
|
|
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
|
|
/*
|
|
|
|
* Copyright 2017 NXP
|
|
|
|
* Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
#include "imx8mq.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "NXP i.MX8MQ EVK";
|
|
|
|
compatible = "fsl,imx8mq-evk", "fsl,imx8mq";
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
stdout-path = &uart1;
|
|
|
|
};
|
|
|
|
|
|
|
|
memory@40000000 {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x00000000 0x40000000 0 0xc0000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_usdhc2_vmmc: regulator-vsd-3v3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_reg_usdhc2>;
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "VSD_3V3";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&fec1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_fec1>;
|
|
|
|
phy-mode = "rgmii-id";
|
2019-01-28 16:52:11 +07:00
|
|
|
phy-handle = <ðphy0>;
|
2019-01-28 16:52:12 +07:00
|
|
|
fsl,magic-packet;
|
2018-12-09 21:26:08 +07:00
|
|
|
status = "okay";
|
2019-01-28 16:52:11 +07:00
|
|
|
|
|
|
|
mdio {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
};
|
2018-12-09 21:26:08 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
&i2c1 {
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
pmic@8 {
|
|
|
|
compatible = "fsl,pfuze100";
|
|
|
|
reg = <0x8>;
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
sw1a_reg: sw1ab {
|
|
|
|
regulator-min-microvolt = <825000>;
|
|
|
|
regulator-max-microvolt = <1100000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw1c_reg: sw1c {
|
|
|
|
regulator-min-microvolt = <825000>;
|
|
|
|
regulator-max-microvolt = <1100000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw2_reg: sw2 {
|
|
|
|
regulator-min-microvolt = <1100000>;
|
|
|
|
regulator-max-microvolt = <1100000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw3a_reg: sw3ab {
|
|
|
|
regulator-min-microvolt = <825000>;
|
|
|
|
regulator-max-microvolt = <1100000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
sw4_reg: sw4 {
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
swbst_reg: swbst {
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5150000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
snvs_reg: vsnvs {
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
regulator-max-microvolt = <3000000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vref_reg: vrefddr {
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen1_reg: vgen1 {
|
|
|
|
regulator-min-microvolt = <800000>;
|
|
|
|
regulator-max-microvolt = <1550000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen2_reg: vgen2 {
|
|
|
|
regulator-min-microvolt = <850000>;
|
|
|
|
regulator-max-microvolt = <975000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen3_reg: vgen3 {
|
|
|
|
regulator-min-microvolt = <1675000>;
|
|
|
|
regulator-max-microvolt = <1975000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen4_reg: vgen4 {
|
|
|
|
regulator-min-microvolt = <1625000>;
|
|
|
|
regulator-max-microvolt = <1875000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen5_reg: vgen5 {
|
|
|
|
regulator-min-microvolt = <3075000>;
|
|
|
|
regulator-max-microvolt = <3625000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vgen6_reg: vgen6 {
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2019-01-25 23:25:59 +07:00
|
|
|
&usb3_phy1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usb_dwc3_1 {
|
|
|
|
dr_mode = "host";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2019-01-30 19:05:10 +07:00
|
|
|
&qspi0 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_qspi>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
n25q256a: flash@0 {
|
|
|
|
reg = <0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "micron,n25q256a", "jedec,spi-nor";
|
|
|
|
spi-max-frequency = <29000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2018-12-09 21:26:08 +07:00
|
|
|
&usdhc1 {
|
|
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc1>;
|
|
|
|
pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
|
|
|
|
pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
|
|
|
|
vqmmc-supply = <&sw4_reg>;
|
|
|
|
bus-width = <8>;
|
|
|
|
non-removable;
|
|
|
|
no-sd;
|
|
|
|
no-sdio;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc2 {
|
|
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc2>;
|
|
|
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
|
|
|
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
|
|
|
|
cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
|
|
|
|
vmmc-supply = <®_usdhc2_vmmc>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2018-12-09 21:26:11 +07:00
|
|
|
&wdog1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_wdog>;
|
|
|
|
fsl,ext-reset-output;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2018-12-09 21:26:08 +07:00
|
|
|
&iomuxc {
|
|
|
|
pinctrl_fec1: fec1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC 0x3
|
|
|
|
MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO 0x23
|
|
|
|
MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f
|
|
|
|
MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f
|
|
|
|
MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f
|
|
|
|
MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f
|
|
|
|
MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f
|
|
|
|
MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
|
|
|
|
MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f
|
|
|
|
MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x19
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c1: i2c1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL 0x4000007f
|
|
|
|
MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA 0x4000007f
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2019-01-30 19:05:10 +07:00
|
|
|
pinctrl_qspi: qspigrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x82
|
|
|
|
MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x82
|
|
|
|
MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x82
|
|
|
|
MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x82
|
|
|
|
MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x82
|
|
|
|
MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x82
|
|
|
|
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2018-12-09 21:26:08 +07:00
|
|
|
pinctrl_reg_usdhc2: regusdhc2grpgpio {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX 0x49
|
|
|
|
MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX 0x49
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc1: usdhc1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x83
|
|
|
|
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x83
|
|
|
|
MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc1_100mhz: usdhc1-100grp {
|
|
|
|
fsl,pins = <
|
2019-01-25 20:55:58 +07:00
|
|
|
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x8d
|
|
|
|
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xcd
|
|
|
|
MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x8d
|
2018-12-09 21:26:08 +07:00
|
|
|
MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc1_200mhz: usdhc1-200grp {
|
|
|
|
fsl,pins = <
|
2019-01-25 20:55:58 +07:00
|
|
|
MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x9f
|
|
|
|
MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xdf
|
|
|
|
MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x9f
|
2018-12-09 21:26:08 +07:00
|
|
|
MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2: usdhc2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x83
|
|
|
|
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3
|
|
|
|
MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2_100mhz: usdhc2-100grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85
|
|
|
|
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc5
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc5
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc5
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc5
|
|
|
|
MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2_200mhz: usdhc2-200grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87
|
|
|
|
MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc7
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc7
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc7
|
|
|
|
MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc7
|
|
|
|
MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1
|
|
|
|
>;
|
|
|
|
};
|
2018-12-09 21:26:11 +07:00
|
|
|
|
|
|
|
pinctrl_wdog: wdog1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
|
|
|
|
>;
|
|
|
|
};
|
2018-12-09 21:26:08 +07:00
|
|
|
};
|