2012-03-16 13:11:20 +07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2011 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
|
|
|
|
* Copyright (C) 2011 Richard Zhao, Linaro <richard.zhao@linaro.org>
|
|
|
|
* Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* Simple multiplexer clock implementation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
|
|
|
|
/*
|
|
|
|
* DOC: basic adjustable multiplexer clock that cannot gate
|
|
|
|
*
|
|
|
|
* Traits of this clock:
|
|
|
|
* prepare - clk_prepare only ensures that parents are prepared
|
|
|
|
* enable - clk_enable only ensures that parents are enabled
|
|
|
|
* rate - rate is only affected by parent switching. No clk_set_rate support
|
|
|
|
* parent - parent is adjustable through clk_set_parent
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define to_clk_mux(_hw) container_of(_hw, struct clk_mux, hw)
|
|
|
|
|
|
|
|
static u8 clk_mux_get_parent(struct clk_hw *hw)
|
|
|
|
{
|
|
|
|
struct clk_mux *mux = to_clk_mux(hw);
|
2015-06-26 06:53:23 +07:00
|
|
|
int num_parents = clk_hw_get_num_parents(hw);
|
2012-03-16 13:11:20 +07:00
|
|
|
u32 val;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* FIXME need a mux-specific flag to determine if val is bitwise or numeric
|
|
|
|
* e.g. sys_clkin_ck's clksel field is 3 bits wide, but ranges from 0x1
|
|
|
|
* to 0x7 (index starts at one)
|
|
|
|
* OTOH, pmd_trace_clk_mux_ck uses a separate bit for each clock, so
|
|
|
|
* val = 0x4 really means "bit 2, index starts at bit 0"
|
|
|
|
*/
|
2013-07-22 19:14:40 +07:00
|
|
|
val = clk_readl(mux->reg) >> mux->shift;
|
2013-03-22 19:07:53 +07:00
|
|
|
val &= mux->mask;
|
|
|
|
|
|
|
|
if (mux->table) {
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < num_parents; i++)
|
|
|
|
if (mux->table[i] == val)
|
|
|
|
return i;
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2012-03-16 13:11:20 +07:00
|
|
|
|
|
|
|
if (val && (mux->flags & CLK_MUX_INDEX_BIT))
|
|
|
|
val = ffs(val) - 1;
|
|
|
|
|
|
|
|
if (val && (mux->flags & CLK_MUX_INDEX_ONE))
|
|
|
|
val--;
|
|
|
|
|
2013-03-22 19:07:53 +07:00
|
|
|
if (val >= num_parents)
|
2012-03-16 13:11:20 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int clk_mux_set_parent(struct clk_hw *hw, u8 index)
|
|
|
|
{
|
|
|
|
struct clk_mux *mux = to_clk_mux(hw);
|
|
|
|
u32 val;
|
|
|
|
unsigned long flags = 0;
|
|
|
|
|
2013-03-22 19:07:53 +07:00
|
|
|
if (mux->table)
|
|
|
|
index = mux->table[index];
|
2012-03-16 13:11:20 +07:00
|
|
|
|
2013-03-22 19:07:53 +07:00
|
|
|
else {
|
|
|
|
if (mux->flags & CLK_MUX_INDEX_BIT)
|
clk_mux: Fix set_parent doing the wrong thing when INDEX_BIT && index >= 3
If CLK_MUX_INDEX_BIT is set, then each bit turns on / off a single parent,
so theoretically multiple parents could be enabled at the same time, but in
practice only one bit should ever be 1. So to select parent 0, set
the register (*) to 0x01, to select parent 1 set it 0x02, parent 2, 0x04,
parent 3, 0x08, etc.
But the current code does:
if (mux->flags & CLK_MUX_INDEX_BIT)
index = (1 << ffs(index));
Which means that:
For an input index of 0, ffs returns 0, so we set the register
to 0x01, ok.
For an input index of 1, ffs returns 1, so we set the register
to 0x02, ok.
For an input index of 2, ffs returns 2, so we set the register
to 0x04, ok.
For an input index of 3, ffs returns 1, so we set the register
to 0x02, not good!
The code should simply be:
if (mux->flags & CLK_MUX_INDEX_BIT)
index = 1 << index;
Which always does the right thing, this commit fixes this.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Signed-off-by: Michael Turquette <mturquette@linaro.org>
2014-11-19 20:48:59 +07:00
|
|
|
index = 1 << index;
|
2013-03-22 19:07:53 +07:00
|
|
|
|
|
|
|
if (mux->flags & CLK_MUX_INDEX_ONE)
|
|
|
|
index++;
|
|
|
|
}
|
2012-03-16 13:11:20 +07:00
|
|
|
|
|
|
|
if (mux->lock)
|
|
|
|
spin_lock_irqsave(mux->lock, flags);
|
2015-07-25 02:21:12 +07:00
|
|
|
else
|
|
|
|
__acquire(mux->lock);
|
2012-03-16 13:11:20 +07:00
|
|
|
|
2013-06-08 21:47:17 +07:00
|
|
|
if (mux->flags & CLK_MUX_HIWORD_MASK) {
|
|
|
|
val = mux->mask << (mux->shift + 16);
|
|
|
|
} else {
|
2013-07-22 19:14:40 +07:00
|
|
|
val = clk_readl(mux->reg);
|
2013-06-08 21:47:17 +07:00
|
|
|
val &= ~(mux->mask << mux->shift);
|
|
|
|
}
|
2012-03-16 13:11:20 +07:00
|
|
|
val |= index << mux->shift;
|
2013-07-22 19:14:40 +07:00
|
|
|
clk_writel(val, mux->reg);
|
2012-03-16 13:11:20 +07:00
|
|
|
|
|
|
|
if (mux->lock)
|
|
|
|
spin_unlock_irqrestore(mux->lock, flags);
|
2015-07-25 02:21:12 +07:00
|
|
|
else
|
|
|
|
__release(mux->lock);
|
2012-03-16 13:11:20 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-03-27 14:23:22 +07:00
|
|
|
const struct clk_ops clk_mux_ops = {
|
2012-03-16 13:11:20 +07:00
|
|
|
.get_parent = clk_mux_get_parent,
|
|
|
|
.set_parent = clk_mux_set_parent,
|
2013-07-29 18:25:02 +07:00
|
|
|
.determine_rate = __clk_mux_determine_rate,
|
2012-03-16 13:11:20 +07:00
|
|
|
};
|
|
|
|
EXPORT_SYMBOL_GPL(clk_mux_ops);
|
|
|
|
|
2013-07-23 06:49:18 +07:00
|
|
|
const struct clk_ops clk_mux_ro_ops = {
|
|
|
|
.get_parent = clk_mux_get_parent,
|
|
|
|
};
|
|
|
|
EXPORT_SYMBOL_GPL(clk_mux_ro_ops);
|
|
|
|
|
2013-03-22 19:07:53 +07:00
|
|
|
struct clk *clk_register_mux_table(struct device *dev, const char *name,
|
2015-04-01 01:16:52 +07:00
|
|
|
const char * const *parent_names, u8 num_parents,
|
|
|
|
unsigned long flags,
|
2013-03-22 19:07:53 +07:00
|
|
|
void __iomem *reg, u8 shift, u32 mask,
|
|
|
|
u8 clk_mux_flags, u32 *table, spinlock_t *lock)
|
2012-03-16 13:11:20 +07:00
|
|
|
{
|
|
|
|
struct clk_mux *mux;
|
2012-03-27 07:51:03 +07:00
|
|
|
struct clk *clk;
|
2012-04-26 12:58:56 +07:00
|
|
|
struct clk_init_data init;
|
2013-06-08 21:47:17 +07:00
|
|
|
u8 width = 0;
|
|
|
|
|
|
|
|
if (clk_mux_flags & CLK_MUX_HIWORD_MASK) {
|
|
|
|
width = fls(mask) - ffs(mask) + 1;
|
|
|
|
if (width + shift > 16) {
|
|
|
|
pr_err("mux value exceeds LOWORD field\n");
|
|
|
|
return ERR_PTR(-EINVAL);
|
|
|
|
}
|
|
|
|
}
|
2012-03-16 13:11:20 +07:00
|
|
|
|
2012-03-27 07:51:03 +07:00
|
|
|
/* allocate the mux */
|
2012-03-27 14:23:20 +07:00
|
|
|
mux = kzalloc(sizeof(struct clk_mux), GFP_KERNEL);
|
2012-03-16 13:11:20 +07:00
|
|
|
if (!mux) {
|
|
|
|
pr_err("%s: could not allocate mux clk\n", __func__);
|
|
|
|
return ERR_PTR(-ENOMEM);
|
|
|
|
}
|
|
|
|
|
2012-04-26 12:58:56 +07:00
|
|
|
init.name = name;
|
2013-07-23 06:49:18 +07:00
|
|
|
if (clk_mux_flags & CLK_MUX_READ_ONLY)
|
|
|
|
init.ops = &clk_mux_ro_ops;
|
|
|
|
else
|
|
|
|
init.ops = &clk_mux_ops;
|
2012-06-01 15:32:47 +07:00
|
|
|
init.flags = flags | CLK_IS_BASIC;
|
2012-04-26 12:58:56 +07:00
|
|
|
init.parent_names = parent_names;
|
|
|
|
init.num_parents = num_parents;
|
|
|
|
|
2012-03-16 13:11:20 +07:00
|
|
|
/* struct clk_mux assignments */
|
|
|
|
mux->reg = reg;
|
|
|
|
mux->shift = shift;
|
2013-03-22 19:07:53 +07:00
|
|
|
mux->mask = mask;
|
2012-03-16 13:11:20 +07:00
|
|
|
mux->flags = clk_mux_flags;
|
|
|
|
mux->lock = lock;
|
2013-03-22 19:07:53 +07:00
|
|
|
mux->table = table;
|
2012-05-07 08:48:11 +07:00
|
|
|
mux->hw.init = &init;
|
2012-03-16 13:11:20 +07:00
|
|
|
|
2012-04-26 12:58:56 +07:00
|
|
|
clk = clk_register(dev, &mux->hw);
|
2012-03-27 07:51:03 +07:00
|
|
|
|
|
|
|
if (IS_ERR(clk))
|
|
|
|
kfree(mux);
|
|
|
|
|
|
|
|
return clk;
|
2012-03-16 13:11:20 +07:00
|
|
|
}
|
2013-08-16 09:06:29 +07:00
|
|
|
EXPORT_SYMBOL_GPL(clk_register_mux_table);
|
2013-03-22 19:07:53 +07:00
|
|
|
|
|
|
|
struct clk *clk_register_mux(struct device *dev, const char *name,
|
2015-04-01 01:16:52 +07:00
|
|
|
const char * const *parent_names, u8 num_parents,
|
|
|
|
unsigned long flags,
|
2013-03-22 19:07:53 +07:00
|
|
|
void __iomem *reg, u8 shift, u8 width,
|
|
|
|
u8 clk_mux_flags, spinlock_t *lock)
|
|
|
|
{
|
|
|
|
u32 mask = BIT(width) - 1;
|
|
|
|
|
|
|
|
return clk_register_mux_table(dev, name, parent_names, num_parents,
|
|
|
|
flags, reg, shift, mask, clk_mux_flags,
|
|
|
|
NULL, lock);
|
|
|
|
}
|
2013-08-16 09:06:29 +07:00
|
|
|
EXPORT_SYMBOL_GPL(clk_register_mux);
|
2015-01-05 16:52:40 +07:00
|
|
|
|
|
|
|
void clk_unregister_mux(struct clk *clk)
|
|
|
|
{
|
|
|
|
struct clk_mux *mux;
|
|
|
|
struct clk_hw *hw;
|
|
|
|
|
|
|
|
hw = __clk_get_hw(clk);
|
|
|
|
if (!hw)
|
|
|
|
return;
|
|
|
|
|
|
|
|
mux = to_clk_mux(hw);
|
|
|
|
|
|
|
|
clk_unregister(clk);
|
|
|
|
kfree(mux);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(clk_unregister_mux);
|