2008-04-27 18:55:59 +07:00
|
|
|
/****************************************************************************
|
|
|
|
* Driver for Solarflare Solarstorm network controllers and boards
|
|
|
|
* Copyright 2005-2006 Fen Systems Ltd.
|
2011-02-25 07:01:34 +07:00
|
|
|
* Copyright 2005-2011 Solarflare Communications Inc.
|
2008-04-27 18:55:59 +07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
|
|
* by the Free Software Foundation, incorporated herein by reference.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/netdevice.h>
|
|
|
|
#include <linux/etherdevice.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/notifier.h>
|
|
|
|
#include <linux/ip.h>
|
|
|
|
#include <linux/tcp.h>
|
|
|
|
#include <linux/in.h>
|
|
|
|
#include <linux/crc32.h>
|
|
|
|
#include <linux/ethtool.h>
|
2008-07-19 01:03:10 +07:00
|
|
|
#include <linux/topology.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/gfp.h>
|
2011-01-05 07:50:41 +07:00
|
|
|
#include <linux/cpu_rmap.h>
|
2008-04-27 18:55:59 +07:00
|
|
|
#include "net_driver.h"
|
|
|
|
#include "efx.h"
|
2009-11-29 22:12:08 +07:00
|
|
|
#include "nic.h"
|
2012-02-29 06:40:21 +07:00
|
|
|
#include "selftest.h"
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 22:15:41 +07:00
|
|
|
#include "mcdi.h"
|
2010-06-01 18:17:51 +07:00
|
|
|
#include "workarounds.h"
|
2009-11-29 22:15:41 +07:00
|
|
|
|
2009-11-23 23:08:17 +07:00
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Type name strings
|
|
|
|
*
|
|
|
|
**************************************************************************
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Loopback mode names (see LOOPBACK_MODE()) */
|
|
|
|
const unsigned int efx_loopback_mode_max = LOOPBACK_MAX;
|
2012-01-06 02:05:20 +07:00
|
|
|
const char *const efx_loopback_mode_names[] = {
|
2009-11-23 23:08:17 +07:00
|
|
|
[LOOPBACK_NONE] = "NONE",
|
2009-11-29 22:08:41 +07:00
|
|
|
[LOOPBACK_DATA] = "DATAPATH",
|
2009-11-23 23:08:17 +07:00
|
|
|
[LOOPBACK_GMAC] = "GMAC",
|
|
|
|
[LOOPBACK_XGMII] = "XGMII",
|
|
|
|
[LOOPBACK_XGXS] = "XGXS",
|
2012-01-06 00:19:45 +07:00
|
|
|
[LOOPBACK_XAUI] = "XAUI",
|
|
|
|
[LOOPBACK_GMII] = "GMII",
|
|
|
|
[LOOPBACK_SGMII] = "SGMII",
|
2009-11-29 22:08:41 +07:00
|
|
|
[LOOPBACK_XGBR] = "XGBR",
|
|
|
|
[LOOPBACK_XFI] = "XFI",
|
|
|
|
[LOOPBACK_XAUI_FAR] = "XAUI_FAR",
|
|
|
|
[LOOPBACK_GMII_FAR] = "GMII_FAR",
|
|
|
|
[LOOPBACK_SGMII_FAR] = "SGMII_FAR",
|
|
|
|
[LOOPBACK_XFI_FAR] = "XFI_FAR",
|
2009-11-23 23:08:17 +07:00
|
|
|
[LOOPBACK_GPHY] = "GPHY",
|
|
|
|
[LOOPBACK_PHYXS] = "PHYXS",
|
2012-01-06 00:19:45 +07:00
|
|
|
[LOOPBACK_PCS] = "PCS",
|
|
|
|
[LOOPBACK_PMAPMD] = "PMA/PMD",
|
2009-11-29 22:08:41 +07:00
|
|
|
[LOOPBACK_XPORT] = "XPORT",
|
|
|
|
[LOOPBACK_XGMII_WS] = "XGMII_WS",
|
2012-01-06 00:19:45 +07:00
|
|
|
[LOOPBACK_XAUI_WS] = "XAUI_WS",
|
2009-11-29 22:08:41 +07:00
|
|
|
[LOOPBACK_XAUI_WS_FAR] = "XAUI_WS_FAR",
|
|
|
|
[LOOPBACK_XAUI_WS_NEAR] = "XAUI_WS_NEAR",
|
2012-01-06 00:19:45 +07:00
|
|
|
[LOOPBACK_GMII_WS] = "GMII_WS",
|
2009-11-29 22:08:41 +07:00
|
|
|
[LOOPBACK_XFI_WS] = "XFI_WS",
|
|
|
|
[LOOPBACK_XFI_WS_FAR] = "XFI_WS_FAR",
|
2012-01-06 00:19:45 +07:00
|
|
|
[LOOPBACK_PHYXS_WS] = "PHYXS_WS",
|
2009-11-23 23:08:17 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
const unsigned int efx_reset_type_max = RESET_TYPE_MAX;
|
2012-01-06 02:05:20 +07:00
|
|
|
const char *const efx_reset_type_names[] = {
|
2009-11-23 23:08:17 +07:00
|
|
|
[RESET_TYPE_INVISIBLE] = "INVISIBLE",
|
|
|
|
[RESET_TYPE_ALL] = "ALL",
|
|
|
|
[RESET_TYPE_WORLD] = "WORLD",
|
|
|
|
[RESET_TYPE_DISABLE] = "DISABLE",
|
|
|
|
[RESET_TYPE_TX_WATCHDOG] = "TX_WATCHDOG",
|
|
|
|
[RESET_TYPE_INT_ERROR] = "INT_ERROR",
|
|
|
|
[RESET_TYPE_RX_RECOVERY] = "RX_RECOVERY",
|
|
|
|
[RESET_TYPE_RX_DESC_FETCH] = "RX_DESC_FETCH",
|
|
|
|
[RESET_TYPE_TX_DESC_FETCH] = "TX_DESC_FETCH",
|
|
|
|
[RESET_TYPE_TX_SKIP] = "TX_SKIP",
|
2009-11-29 22:15:41 +07:00
|
|
|
[RESET_TYPE_MC_FAILURE] = "MC_FAILURE",
|
2009-11-23 23:08:17 +07:00
|
|
|
};
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
#define EFX_MAX_MTU (9 * 1024)
|
|
|
|
|
2008-12-13 12:33:02 +07:00
|
|
|
/* Reset workqueue. If any NIC has a hardware failure then a reset will be
|
|
|
|
* queued onto this work queue. This is not a per-nic work queue, because
|
|
|
|
* efx_reset_work() acquires the rtnl lock, so resets are naturally serialised.
|
|
|
|
*/
|
|
|
|
static struct workqueue_struct *reset_workqueue;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Configurable values
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Use separate channels for TX and RX events
|
|
|
|
*
|
2008-12-13 12:41:06 +07:00
|
|
|
* Set this to 1 to use separate channels for TX and RX. It allows us
|
|
|
|
* to control interrupt affinity separately for TX and RX.
|
2008-04-27 18:55:59 +07:00
|
|
|
*
|
2008-12-13 12:41:06 +07:00
|
|
|
* This is only used in MSI-X interrupt mode
|
2008-04-27 18:55:59 +07:00
|
|
|
*/
|
2008-12-13 12:41:06 +07:00
|
|
|
static unsigned int separate_tx_channels;
|
2010-09-10 13:41:57 +07:00
|
|
|
module_param(separate_tx_channels, uint, 0444);
|
2008-12-13 12:41:06 +07:00
|
|
|
MODULE_PARM_DESC(separate_tx_channels,
|
|
|
|
"Use separate channels for TX and RX");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* This is the weight assigned to each of the (per-channel) virtual
|
|
|
|
* NAPI devices.
|
|
|
|
*/
|
|
|
|
static int napi_weight = 64;
|
|
|
|
|
|
|
|
/* This is the time (in jiffies) between invocations of the hardware
|
2010-09-20 15:44:10 +07:00
|
|
|
* monitor. On Falcon-based NICs, this will:
|
|
|
|
* - Check the on-board hardware monitor;
|
|
|
|
* - Poll the link state and reconfigure the hardware as necessary.
|
2008-04-27 18:55:59 +07:00
|
|
|
*/
|
2010-10-18 12:27:31 +07:00
|
|
|
static unsigned int efx_monitor_interval = 1 * HZ;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Initial interrupt moderation settings. They can be modified after
|
|
|
|
* module load with ethtool.
|
|
|
|
*
|
|
|
|
* The default for RX should strike a balance between increasing the
|
|
|
|
* round-trip latency and reducing overhead.
|
|
|
|
*/
|
|
|
|
static unsigned int rx_irq_mod_usec = 60;
|
|
|
|
|
|
|
|
/* Initial interrupt moderation settings. They can be modified after
|
|
|
|
* module load with ethtool.
|
|
|
|
*
|
|
|
|
* This default is chosen to ensure that a 10G link does not go idle
|
|
|
|
* while a TX queue is stopped after it has become full. A queue is
|
|
|
|
* restarted when it drops below half full. The time this takes (assuming
|
|
|
|
* worst case 3 descriptors per packet and 1024 descriptors) is
|
|
|
|
* 512 / 3 * 1.2 = 205 usec.
|
|
|
|
*/
|
|
|
|
static unsigned int tx_irq_mod_usec = 150;
|
|
|
|
|
|
|
|
/* This is the first interrupt mode to try out of:
|
|
|
|
* 0 => MSI-X
|
|
|
|
* 1 => MSI
|
|
|
|
* 2 => legacy
|
|
|
|
*/
|
|
|
|
static unsigned int interrupt_mode;
|
|
|
|
|
|
|
|
/* This is the requested number of CPUs to use for Receive-Side Scaling (RSS),
|
|
|
|
* i.e. the number of CPUs among which we may distribute simultaneous
|
|
|
|
* interrupt handling.
|
|
|
|
*
|
|
|
|
* Cards without MSI-X will only target one CPU via legacy or MSI interrupt.
|
2011-12-20 08:08:05 +07:00
|
|
|
* The default (0) means to assign an interrupt to each core.
|
2008-04-27 18:55:59 +07:00
|
|
|
*/
|
|
|
|
static unsigned int rss_cpus;
|
|
|
|
module_param(rss_cpus, uint, 0444);
|
|
|
|
MODULE_PARM_DESC(rss_cpus, "Number of CPUs to use for Receive-Side Scaling");
|
|
|
|
|
2008-12-13 12:34:54 +07:00
|
|
|
static int phy_flash_cfg;
|
|
|
|
module_param(phy_flash_cfg, int, 0644);
|
|
|
|
MODULE_PARM_DESC(phy_flash_cfg, "Set PHYs into reflash mode initially");
|
|
|
|
|
2012-02-29 01:44:13 +07:00
|
|
|
static unsigned irq_adapt_low_thresh = 8000;
|
2009-03-20 20:30:37 +07:00
|
|
|
module_param(irq_adapt_low_thresh, uint, 0644);
|
|
|
|
MODULE_PARM_DESC(irq_adapt_low_thresh,
|
|
|
|
"Threshold score for reducing IRQ moderation");
|
|
|
|
|
2012-02-29 01:44:13 +07:00
|
|
|
static unsigned irq_adapt_high_thresh = 16000;
|
2009-03-20 20:30:37 +07:00
|
|
|
module_param(irq_adapt_high_thresh, uint, 0644);
|
|
|
|
MODULE_PARM_DESC(irq_adapt_high_thresh,
|
|
|
|
"Threshold score for increasing IRQ moderation");
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
static unsigned debug = (NETIF_MSG_DRV | NETIF_MSG_PROBE |
|
|
|
|
NETIF_MSG_LINK | NETIF_MSG_IFDOWN |
|
|
|
|
NETIF_MSG_IFUP | NETIF_MSG_RX_ERR |
|
|
|
|
NETIF_MSG_TX_ERR | NETIF_MSG_HW);
|
|
|
|
module_param(debug, uint, 0);
|
|
|
|
MODULE_PARM_DESC(debug, "Bitmapped debugging message enable value");
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Utility functions and prototypes
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
static void efx_start_interrupts(struct efx_nic *efx, bool may_keep_eventq);
|
|
|
|
static void efx_stop_interrupts(struct efx_nic *efx, bool may_keep_eventq);
|
|
|
|
static void efx_remove_channel(struct efx_channel *channel);
|
2010-09-10 13:42:33 +07:00
|
|
|
static void efx_remove_channels(struct efx_nic *efx);
|
2012-02-14 06:45:02 +07:00
|
|
|
static const struct efx_channel_type efx_default_channel_type;
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_remove_port(struct efx_nic *efx);
|
2012-02-14 06:45:02 +07:00
|
|
|
static void efx_init_napi_channel(struct efx_channel *channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_fini_napi(struct efx_nic *efx);
|
2010-12-08 02:47:34 +07:00
|
|
|
static void efx_fini_napi_channel(struct efx_channel *channel);
|
2010-09-10 13:42:33 +07:00
|
|
|
static void efx_fini_struct(struct efx_nic *efx);
|
|
|
|
static void efx_start_all(struct efx_nic *efx);
|
|
|
|
static void efx_stop_all(struct efx_nic *efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
#define EFX_ASSERT_RESET_SERIALISED(efx) \
|
|
|
|
do { \
|
2009-11-25 23:08:52 +07:00
|
|
|
if ((efx->state == STATE_RUNNING) || \
|
|
|
|
(efx->state == STATE_DISABLED)) \
|
2008-04-27 18:55:59 +07:00
|
|
|
ASSERT_RTNL(); \
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Event queue processing
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
/* Process channel's event queue
|
|
|
|
*
|
|
|
|
* This function is responsible for processing the event queue of a
|
|
|
|
* single channel. The caller must guarantee that this function will
|
|
|
|
* never be concurrently called more than once on the same channel,
|
|
|
|
* though different channels may be being processed concurrently.
|
|
|
|
*/
|
2010-04-28 16:29:42 +07:00
|
|
|
static int efx_process_channel(struct efx_channel *channel, int budget)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2010-04-28 16:29:42 +07:00
|
|
|
int spent;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
if (unlikely(!channel->enabled))
|
2008-09-01 18:48:08 +07:00
|
|
|
return 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-04-28 16:29:42 +07:00
|
|
|
spent = efx_nic_process_eventq(channel, budget);
|
2012-02-14 06:29:16 +07:00
|
|
|
if (spent && efx_channel_has_rx_queue(channel)) {
|
|
|
|
struct efx_rx_queue *rx_queue =
|
|
|
|
efx_channel_get_rx_queue(channel);
|
|
|
|
|
|
|
|
/* Deliver last RX packet. */
|
|
|
|
if (channel->rx_pkt) {
|
|
|
|
__efx_rx_packet(channel, channel->rx_pkt);
|
|
|
|
channel->rx_pkt = NULL;
|
|
|
|
}
|
2012-02-08 07:11:20 +07:00
|
|
|
if (rx_queue->enabled) {
|
|
|
|
efx_rx_strategy(channel);
|
|
|
|
efx_fast_push_rx_descriptors(rx_queue);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2010-04-28 16:29:42 +07:00
|
|
|
return spent;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Mark channel as finished processing
|
|
|
|
*
|
|
|
|
* Note that since we will not receive further interrupts for this
|
|
|
|
* channel before we finish processing and call the eventq_read_ack()
|
|
|
|
* method, there is no need to use the interrupt hold-off timers.
|
|
|
|
*/
|
|
|
|
static inline void efx_channel_processed(struct efx_channel *channel)
|
|
|
|
{
|
2008-05-17 03:18:14 +07:00
|
|
|
/* The interrupt handler for this channel may set work_pending
|
|
|
|
* as soon as we acknowledge the events we've seen. Make sure
|
|
|
|
* it's cleared before then. */
|
2008-09-01 18:46:50 +07:00
|
|
|
channel->work_pending = false;
|
2008-05-17 03:18:14 +07:00
|
|
|
smp_wmb();
|
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_eventq_read_ack(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* NAPI poll handler
|
|
|
|
*
|
|
|
|
* NAPI guarantees serialisation of polls of the same device, which
|
|
|
|
* provides the guarantee required by efx_process_channel().
|
|
|
|
*/
|
|
|
|
static int efx_poll(struct napi_struct *napi, int budget)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel =
|
|
|
|
container_of(napi, struct efx_channel, napi_str);
|
2010-06-23 18:30:07 +07:00
|
|
|
struct efx_nic *efx = channel->efx;
|
2010-04-28 16:29:42 +07:00
|
|
|
int spent;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_vdbg(efx, intr, efx->net_dev,
|
|
|
|
"channel %d NAPI poll executing on CPU %d\n",
|
|
|
|
channel->channel, raw_smp_processor_id());
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-04-28 16:29:42 +07:00
|
|
|
spent = efx_process_channel(channel, budget);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-04-28 16:29:42 +07:00
|
|
|
if (spent < budget) {
|
2012-02-11 06:01:48 +07:00
|
|
|
if (efx_channel_has_rx_queue(channel) &&
|
2009-03-20 20:30:37 +07:00
|
|
|
efx->irq_rx_adaptive &&
|
|
|
|
unlikely(++channel->irq_count == 1000)) {
|
|
|
|
if (unlikely(channel->irq_mod_score <
|
|
|
|
irq_adapt_low_thresh)) {
|
2009-10-23 15:32:13 +07:00
|
|
|
if (channel->irq_moderation > 1) {
|
|
|
|
channel->irq_moderation -= 1;
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->push_irq_moderation(channel);
|
2009-10-23 15:32:13 +07:00
|
|
|
}
|
2009-03-20 20:30:37 +07:00
|
|
|
} else if (unlikely(channel->irq_mod_score >
|
|
|
|
irq_adapt_high_thresh)) {
|
2009-10-23 15:32:13 +07:00
|
|
|
if (channel->irq_moderation <
|
|
|
|
efx->irq_rx_moderation) {
|
|
|
|
channel->irq_moderation += 1;
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->push_irq_moderation(channel);
|
2009-10-23 15:32:13 +07:00
|
|
|
}
|
2009-03-20 20:30:37 +07:00
|
|
|
}
|
|
|
|
channel->irq_count = 0;
|
|
|
|
channel->irq_mod_score = 0;
|
|
|
|
}
|
|
|
|
|
2011-01-05 07:50:41 +07:00
|
|
|
efx_filter_rfs_expire(channel);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* There is no race here; although napi_disable() will
|
2009-01-20 07:43:59 +07:00
|
|
|
* only wait for napi_complete(), this isn't a problem
|
2008-04-27 18:55:59 +07:00
|
|
|
* since efx_channel_processed() will have no effect if
|
|
|
|
* interrupts have already been disabled.
|
|
|
|
*/
|
2009-01-20 07:43:59 +07:00
|
|
|
napi_complete(napi);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_channel_processed(channel);
|
|
|
|
}
|
|
|
|
|
2010-04-28 16:29:42 +07:00
|
|
|
return spent;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Process the eventq of the specified channel immediately on this CPU
|
|
|
|
*
|
|
|
|
* Disable hardware generated interrupts, wait for any existing
|
|
|
|
* processing to finish, then directly poll (and ack ) the eventq.
|
|
|
|
* Finally reenable NAPI and interrupts.
|
|
|
|
*
|
2011-04-04 20:22:11 +07:00
|
|
|
* This is for use only during a loopback self-test. It must not
|
|
|
|
* deliver any packets up the stack as this can result in deadlock.
|
2008-04-27 18:55:59 +07:00
|
|
|
*/
|
|
|
|
void efx_process_channel_now(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = channel->efx;
|
|
|
|
|
2010-09-10 13:41:57 +07:00
|
|
|
BUG_ON(channel->channel >= efx->n_channels);
|
2008-04-27 18:55:59 +07:00
|
|
|
BUG_ON(!channel->enabled);
|
2011-04-04 20:22:11 +07:00
|
|
|
BUG_ON(!efx->loopback_selftest);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Disable interrupts and wait for ISRs to complete */
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_disable_interrupts(efx);
|
2010-12-08 02:24:45 +07:00
|
|
|
if (efx->legacy_irq) {
|
2008-04-27 18:55:59 +07:00
|
|
|
synchronize_irq(efx->legacy_irq);
|
2010-12-08 02:24:45 +07:00
|
|
|
efx->legacy_irq_enabled = false;
|
|
|
|
}
|
2008-09-01 18:47:38 +07:00
|
|
|
if (channel->irq)
|
2008-04-27 18:55:59 +07:00
|
|
|
synchronize_irq(channel->irq);
|
|
|
|
|
|
|
|
/* Wait for any NAPI processing to complete */
|
|
|
|
napi_disable(&channel->napi_str);
|
|
|
|
|
|
|
|
/* Poll the channel */
|
2010-09-10 13:42:22 +07:00
|
|
|
efx_process_channel(channel, channel->eventq_mask + 1);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Ack the eventq. This may cause an interrupt to be generated
|
|
|
|
* when they are reenabled */
|
|
|
|
efx_channel_processed(channel);
|
|
|
|
|
|
|
|
napi_enable(&channel->napi_str);
|
2010-12-08 02:24:45 +07:00
|
|
|
if (efx->legacy_irq)
|
|
|
|
efx->legacy_irq_enabled = true;
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_enable_interrupts(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Create event queue
|
|
|
|
* Event queue memory allocations are done only once. If the channel
|
|
|
|
* is reset, the memory buffer will be reused; this guards against
|
|
|
|
* errors during channel reset and also simplifies interrupt handling.
|
|
|
|
*/
|
|
|
|
static int efx_probe_eventq(struct efx_channel *channel)
|
|
|
|
{
|
2010-09-10 13:42:22 +07:00
|
|
|
struct efx_nic *efx = channel->efx;
|
|
|
|
unsigned long entries;
|
|
|
|
|
2012-01-10 02:51:22 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev,
|
2010-06-23 18:30:07 +07:00
|
|
|
"chan %d create event queue\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-09-10 13:42:22 +07:00
|
|
|
/* Build an event queue with room for one event per tx and rx buffer,
|
|
|
|
* plus some extra for link state events and MCDI completions. */
|
|
|
|
entries = roundup_pow_of_two(efx->rxq_entries + efx->txq_entries + 128);
|
|
|
|
EFX_BUG_ON_PARANOID(entries > EFX_MAX_EVQ_SIZE);
|
|
|
|
channel->eventq_mask = max(entries, EFX_MIN_EVQ_SIZE) - 1;
|
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
return efx_nic_probe_eventq(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Prepare channel's event queue */
|
2008-09-01 18:48:46 +07:00
|
|
|
static void efx_init_eventq(struct efx_channel *channel)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(channel->efx, drv, channel->efx->net_dev,
|
|
|
|
"chan %d init event queue\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
channel->eventq_read_ptr = 0;
|
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_init_eventq(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
/* Enable event queue processing and NAPI */
|
|
|
|
static void efx_start_eventq(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
netif_dbg(channel->efx, ifup, channel->efx->net_dev,
|
|
|
|
"chan %d start event queue\n", channel->channel);
|
|
|
|
|
|
|
|
/* The interrupt handler for this channel may set work_pending
|
|
|
|
* as soon as we enable it. Make sure it's cleared before
|
|
|
|
* then. Similarly, make sure it sees the enabled flag set.
|
|
|
|
*/
|
|
|
|
channel->work_pending = false;
|
|
|
|
channel->enabled = true;
|
|
|
|
smp_wmb();
|
|
|
|
|
|
|
|
napi_enable(&channel->napi_str);
|
|
|
|
efx_nic_eventq_read_ack(channel);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Disable event queue processing and NAPI */
|
|
|
|
static void efx_stop_eventq(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
if (!channel->enabled)
|
|
|
|
return;
|
|
|
|
|
|
|
|
napi_disable(&channel->napi_str);
|
|
|
|
channel->enabled = false;
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_fini_eventq(struct efx_channel *channel)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(channel->efx, drv, channel->efx->net_dev,
|
|
|
|
"chan %d fini event queue\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_fini_eventq(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_remove_eventq(struct efx_channel *channel)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(channel->efx, drv, channel->efx->net_dev,
|
|
|
|
"chan %d remove event queue\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_remove_eventq(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Channel handling
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
/* Allocate and initialise a channel structure. */
|
2010-09-10 13:42:33 +07:00
|
|
|
static struct efx_channel *
|
|
|
|
efx_alloc_channel(struct efx_nic *efx, int i, struct efx_channel *old_channel)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
int j;
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
channel = kzalloc(sizeof(*channel), GFP_KERNEL);
|
|
|
|
if (!channel)
|
|
|
|
return NULL;
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
channel->efx = efx;
|
|
|
|
channel->channel = i;
|
|
|
|
channel->type = &efx_default_channel_type;
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
for (j = 0; j < EFX_TXQ_TYPES; j++) {
|
|
|
|
tx_queue = &channel->tx_queue[j];
|
|
|
|
tx_queue->efx = efx;
|
|
|
|
tx_queue->queue = i * EFX_TXQ_TYPES + j;
|
|
|
|
tx_queue->channel = channel;
|
|
|
|
}
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
rx_queue = &channel->rx_queue;
|
|
|
|
rx_queue->efx = efx;
|
|
|
|
setup_timer(&rx_queue->slow_fill, efx_rx_slow_fill,
|
|
|
|
(unsigned long)rx_queue);
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
return channel;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Allocate and initialise a channel structure, copying parameters
|
|
|
|
* (but not resources) from an old channel structure.
|
|
|
|
*/
|
|
|
|
static struct efx_channel *
|
|
|
|
efx_copy_channel(const struct efx_channel *old_channel)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
int j;
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
channel = kmalloc(sizeof(*channel), GFP_KERNEL);
|
|
|
|
if (!channel)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
*channel = *old_channel;
|
|
|
|
|
|
|
|
channel->napi_dev = NULL;
|
|
|
|
memset(&channel->eventq, 0, sizeof(channel->eventq));
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
for (j = 0; j < EFX_TXQ_TYPES; j++) {
|
|
|
|
tx_queue = &channel->tx_queue[j];
|
|
|
|
if (tx_queue->channel)
|
2010-09-10 13:42:33 +07:00
|
|
|
tx_queue->channel = channel;
|
2012-02-14 06:45:02 +07:00
|
|
|
tx_queue->buffer = NULL;
|
|
|
|
memset(&tx_queue->txd, 0, sizeof(tx_queue->txd));
|
2010-09-10 13:42:33 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
rx_queue = &channel->rx_queue;
|
2012-02-14 06:45:02 +07:00
|
|
|
rx_queue->buffer = NULL;
|
|
|
|
memset(&rx_queue->rxd, 0, sizeof(rx_queue->rxd));
|
2010-09-10 13:42:33 +07:00
|
|
|
setup_timer(&rx_queue->slow_fill, efx_rx_slow_fill,
|
|
|
|
(unsigned long)rx_queue);
|
|
|
|
|
|
|
|
return channel;
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static int efx_probe_channel(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
int rc;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(channel->efx, probe, channel->efx->net_dev,
|
|
|
|
"creating channel %d\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
rc = channel->type->pre_probe(channel);
|
|
|
|
if (rc)
|
|
|
|
goto fail;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = efx_probe_eventq(channel);
|
|
|
|
if (rc)
|
2012-02-14 06:45:02 +07:00
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel) {
|
|
|
|
rc = efx_probe_tx_queue(tx_queue);
|
|
|
|
if (rc)
|
2012-02-14 06:45:02 +07:00
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
efx_for_each_channel_rx_queue(rx_queue, channel) {
|
|
|
|
rc = efx_probe_rx_queue(rx_queue);
|
|
|
|
if (rc)
|
2012-02-14 06:45:02 +07:00
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
channel->n_rx_frm_trunc = 0;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
fail:
|
|
|
|
efx_remove_channel(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
static void
|
|
|
|
efx_get_channel_name(struct efx_channel *channel, char *buf, size_t len)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = channel->efx;
|
|
|
|
const char *type;
|
|
|
|
int number;
|
|
|
|
|
|
|
|
number = channel->channel;
|
|
|
|
if (efx->tx_channel_offset == 0) {
|
|
|
|
type = "";
|
|
|
|
} else if (channel->channel < efx->tx_channel_offset) {
|
|
|
|
type = "-rx";
|
|
|
|
} else {
|
|
|
|
type = "-tx";
|
|
|
|
number -= efx->tx_channel_offset;
|
|
|
|
}
|
|
|
|
snprintf(buf, len, "%s%s-%d", efx->name, type, number);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-12-13 12:37:02 +07:00
|
|
|
static void efx_set_channel_names(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_for_each_channel(channel, efx)
|
|
|
|
channel->type->get_name(channel,
|
|
|
|
efx->channel_name[channel->channel],
|
|
|
|
sizeof(efx->channel_name[0]));
|
2008-12-13 12:37:02 +07:00
|
|
|
}
|
|
|
|
|
2010-09-10 13:42:33 +07:00
|
|
|
static int efx_probe_channels(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
/* Restart special buffer allocation */
|
|
|
|
efx->next_buffer_table = 0;
|
|
|
|
|
2012-02-22 06:22:00 +07:00
|
|
|
/* Probe channels in reverse, so that any 'extra' channels
|
|
|
|
* use the start of the buffer table. This allows the traffic
|
|
|
|
* channels to be resized without moving them or wasting the
|
|
|
|
* entries before them.
|
|
|
|
*/
|
|
|
|
efx_for_each_channel_rev(channel, efx) {
|
2010-09-10 13:42:33 +07:00
|
|
|
rc = efx_probe_channel(channel);
|
|
|
|
if (rc) {
|
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to create channel %d\n",
|
|
|
|
channel->channel);
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
efx_set_channel_names(efx);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail:
|
|
|
|
efx_remove_channels(efx);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Channels are shutdown and reinitialised whilst the NIC is running
|
|
|
|
* to propagate configuration changes (mtu, checksum offload), or
|
|
|
|
* to clear hardware error conditions
|
|
|
|
*/
|
2012-02-08 07:11:20 +07:00
|
|
|
static void efx_start_datapath(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
2008-05-17 03:15:06 +07:00
|
|
|
/* Calculate the rx buffer allocation parameters required to
|
|
|
|
* support the current MTU, including padding for header
|
|
|
|
* alignment and overruns.
|
|
|
|
*/
|
|
|
|
efx->rx_buffer_len = (max(EFX_PAGE_IP_ALIGN, NET_IP_ALIGN) +
|
|
|
|
EFX_MAX_FRAME_LEN(efx->net_dev->mtu) +
|
2010-06-23 18:31:28 +07:00
|
|
|
efx->type->rx_buffer_hash_size +
|
2008-05-17 03:15:06 +07:00
|
|
|
efx->type->rx_buffer_padding);
|
2010-06-01 18:20:53 +07:00
|
|
|
efx->rx_buffer_order = get_order(efx->rx_buffer_len +
|
|
|
|
sizeof(struct efx_rx_page_state));
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Initialise the channels */
|
|
|
|
efx_for_each_channel(channel, efx) {
|
2008-09-01 18:48:46 +07:00
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel)
|
|
|
|
efx_init_tx_queue(tx_queue);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* The rx buffer allocation strategy is MTU dependent */
|
|
|
|
efx_rx_strategy(channel);
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
efx_for_each_channel_rx_queue(rx_queue, channel) {
|
2008-09-01 18:48:46 +07:00
|
|
|
efx_init_rx_queue(rx_queue);
|
2012-02-08 07:11:20 +07:00
|
|
|
efx_nic_generate_fill_event(rx_queue);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
WARN_ON(channel->rx_pkt != NULL);
|
|
|
|
efx_rx_strategy(channel);
|
|
|
|
}
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
if (netif_device_present(efx->net_dev))
|
|
|
|
netif_tx_wake_all_queues(efx->net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
static void efx_stop_datapath(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
2012-03-30 19:04:51 +07:00
|
|
|
struct pci_dev *dev = efx->pci_dev;
|
2008-09-01 18:49:37 +07:00
|
|
|
int rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
BUG_ON(efx->port_enabled);
|
|
|
|
|
2012-03-30 19:04:51 +07:00
|
|
|
/* Only perform flush if dma is enabled */
|
|
|
|
if (dev->is_busmaster) {
|
|
|
|
rc = efx_nic_flush_queues(efx);
|
|
|
|
|
|
|
|
if (rc && EFX_WORKAROUND_7803(efx)) {
|
|
|
|
/* Schedule a reset to recover from the flush failure. The
|
|
|
|
* descriptor caches reference memory we're about to free,
|
|
|
|
* but falcon_reconfigure_mac_wrapper() won't reconnect
|
|
|
|
* the MACs because of the pending reset. */
|
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"Resetting to recover from flush failure\n");
|
|
|
|
efx_schedule_reset(efx, RESET_TYPE_ALL);
|
|
|
|
} else if (rc) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "failed to flush queues\n");
|
|
|
|
} else {
|
|
|
|
netif_dbg(efx, drv, efx->net_dev,
|
|
|
|
"successfully flushed all queues\n");
|
|
|
|
}
|
2010-06-01 18:17:51 +07:00
|
|
|
}
|
2008-09-01 18:49:37 +07:00
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_for_each_channel(channel, efx) {
|
2012-02-08 07:11:20 +07:00
|
|
|
/* RX packet processing is pipelined, so wait for the
|
|
|
|
* NAPI handler to complete. At least event queue 0
|
|
|
|
* might be kept active by non-data events, so don't
|
|
|
|
* use napi_synchronize() but actually disable NAPI
|
|
|
|
* temporarily.
|
|
|
|
*/
|
|
|
|
if (efx_channel_has_rx_queue(channel)) {
|
|
|
|
efx_stop_eventq(channel);
|
|
|
|
efx_start_eventq(channel);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_for_each_channel_rx_queue(rx_queue, channel)
|
|
|
|
efx_fini_rx_queue(rx_queue);
|
2011-01-11 04:18:20 +07:00
|
|
|
efx_for_each_possible_channel_tx_queue(tx_queue, channel)
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_fini_tx_queue(tx_queue);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_remove_channel(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(channel->efx, drv, channel->efx->net_dev,
|
|
|
|
"destroy chan %d\n", channel->channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_for_each_channel_rx_queue(rx_queue, channel)
|
|
|
|
efx_remove_rx_queue(rx_queue);
|
2011-01-11 04:18:20 +07:00
|
|
|
efx_for_each_possible_channel_tx_queue(tx_queue, channel)
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_remove_tx_queue(tx_queue);
|
|
|
|
efx_remove_eventq(channel);
|
|
|
|
}
|
|
|
|
|
2010-09-10 13:42:33 +07:00
|
|
|
static void efx_remove_channels(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
|
|
|
efx_for_each_channel(channel, efx)
|
|
|
|
efx_remove_channel(channel);
|
|
|
|
}
|
|
|
|
|
|
|
|
int
|
|
|
|
efx_realloc_channels(struct efx_nic *efx, u32 rxq_entries, u32 txq_entries)
|
|
|
|
{
|
|
|
|
struct efx_channel *other_channel[EFX_MAX_CHANNELS], *channel;
|
|
|
|
u32 old_rxq_entries, old_txq_entries;
|
2012-02-14 06:45:02 +07:00
|
|
|
unsigned i, next_buffer_table = 0;
|
|
|
|
int rc = 0;
|
|
|
|
|
|
|
|
/* Not all channels should be reallocated. We must avoid
|
|
|
|
* reallocating their buffer table entries.
|
|
|
|
*/
|
|
|
|
efx_for_each_channel(channel, efx) {
|
|
|
|
struct efx_rx_queue *rx_queue;
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
|
|
|
|
if (channel->type->copy)
|
|
|
|
continue;
|
|
|
|
next_buffer_table = max(next_buffer_table,
|
|
|
|
channel->eventq.index +
|
|
|
|
channel->eventq.entries);
|
|
|
|
efx_for_each_channel_rx_queue(rx_queue, channel)
|
|
|
|
next_buffer_table = max(next_buffer_table,
|
|
|
|
rx_queue->rxd.index +
|
|
|
|
rx_queue->rxd.entries);
|
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel)
|
|
|
|
next_buffer_table = max(next_buffer_table,
|
|
|
|
tx_queue->txd.index +
|
|
|
|
tx_queue->txd.entries);
|
|
|
|
}
|
2010-09-10 13:42:33 +07:00
|
|
|
|
|
|
|
efx_stop_all(efx);
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_stop_interrupts(efx, true);
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
/* Clone channels (where possible) */
|
2010-09-10 13:42:33 +07:00
|
|
|
memset(other_channel, 0, sizeof(other_channel));
|
|
|
|
for (i = 0; i < efx->n_channels; i++) {
|
2012-02-14 06:45:02 +07:00
|
|
|
channel = efx->channel[i];
|
|
|
|
if (channel->type->copy)
|
|
|
|
channel = channel->type->copy(channel);
|
2010-09-10 13:42:33 +07:00
|
|
|
if (!channel) {
|
|
|
|
rc = -ENOMEM;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
other_channel[i] = channel;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Swap entry counts and channel pointers */
|
|
|
|
old_rxq_entries = efx->rxq_entries;
|
|
|
|
old_txq_entries = efx->txq_entries;
|
|
|
|
efx->rxq_entries = rxq_entries;
|
|
|
|
efx->txq_entries = txq_entries;
|
|
|
|
for (i = 0; i < efx->n_channels; i++) {
|
|
|
|
channel = efx->channel[i];
|
|
|
|
efx->channel[i] = other_channel[i];
|
|
|
|
other_channel[i] = channel;
|
|
|
|
}
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
/* Restart buffer table allocation */
|
|
|
|
efx->next_buffer_table = next_buffer_table;
|
2010-12-08 02:47:34 +07:00
|
|
|
|
|
|
|
for (i = 0; i < efx->n_channels; i++) {
|
2012-02-14 06:45:02 +07:00
|
|
|
channel = efx->channel[i];
|
|
|
|
if (!channel->type->copy)
|
|
|
|
continue;
|
|
|
|
rc = efx_probe_channel(channel);
|
|
|
|
if (rc)
|
|
|
|
goto rollback;
|
|
|
|
efx_init_napi_channel(efx->channel[i]);
|
2010-12-08 02:47:34 +07:00
|
|
|
}
|
2012-02-14 06:45:02 +07:00
|
|
|
|
2010-09-10 13:42:33 +07:00
|
|
|
out:
|
2012-02-14 06:45:02 +07:00
|
|
|
/* Destroy unused channel structures */
|
|
|
|
for (i = 0; i < efx->n_channels; i++) {
|
|
|
|
channel = other_channel[i];
|
|
|
|
if (channel && channel->type->copy) {
|
|
|
|
efx_fini_napi_channel(channel);
|
|
|
|
efx_remove_channel(channel);
|
|
|
|
kfree(channel);
|
|
|
|
}
|
|
|
|
}
|
2010-09-10 13:42:33 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_start_interrupts(efx, true);
|
2010-09-10 13:42:33 +07:00
|
|
|
efx_start_all(efx);
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
rollback:
|
|
|
|
/* Swap back */
|
|
|
|
efx->rxq_entries = old_rxq_entries;
|
|
|
|
efx->txq_entries = old_txq_entries;
|
|
|
|
for (i = 0; i < efx->n_channels; i++) {
|
|
|
|
channel = efx->channel[i];
|
|
|
|
efx->channel[i] = other_channel[i];
|
|
|
|
other_channel[i] = channel;
|
|
|
|
}
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
2010-06-01 18:19:39 +07:00
|
|
|
void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2010-06-01 18:19:39 +07:00
|
|
|
mod_timer(&rx_queue->slow_fill, jiffies + msecs_to_jiffies(100));
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
static const struct efx_channel_type efx_default_channel_type = {
|
|
|
|
.pre_probe = efx_channel_dummy_op_int,
|
|
|
|
.get_name = efx_get_channel_name,
|
|
|
|
.copy = efx_copy_channel,
|
|
|
|
.keep_eventq = false,
|
|
|
|
};
|
|
|
|
|
|
|
|
int efx_channel_dummy_op_int(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Port handling
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
|
|
|
/* This ensures that the kernel is kept informed (via
|
|
|
|
* netif_carrier_on/off) of the link status, and also maintains the
|
|
|
|
* link status's stop on the port's TX queue.
|
|
|
|
*/
|
2009-11-28 12:34:05 +07:00
|
|
|
void efx_link_status_changed(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2009-11-23 23:06:30 +07:00
|
|
|
struct efx_link_state *link_state = &efx->link_state;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* SFC Bug 5356: A net_dev notifier is registered, so we must ensure
|
|
|
|
* that no events are triggered between unregister_netdev() and the
|
|
|
|
* driver unloading. A more general condition is that NETDEV_CHANGE
|
|
|
|
* can only be generated between NETDEV_UP and NETDEV_DOWN */
|
|
|
|
if (!netif_running(efx->net_dev))
|
|
|
|
return;
|
|
|
|
|
2009-11-23 23:06:30 +07:00
|
|
|
if (link_state->up != netif_carrier_ok(efx->net_dev)) {
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->n_link_state_changes++;
|
|
|
|
|
2009-11-23 23:06:30 +07:00
|
|
|
if (link_state->up)
|
2008-04-27 18:55:59 +07:00
|
|
|
netif_carrier_on(efx->net_dev);
|
|
|
|
else
|
|
|
|
netif_carrier_off(efx->net_dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Status message for kernel log */
|
2012-01-10 02:53:41 +07:00
|
|
|
if (link_state->up)
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_info(efx, link, efx->net_dev,
|
|
|
|
"link up at %uMbps %s-duplex (MTU %d)%s\n",
|
|
|
|
link_state->speed, link_state->fd ? "full" : "half",
|
|
|
|
efx->net_dev->mtu,
|
|
|
|
(efx->promiscuous ? " [PROMISC]" : ""));
|
2012-01-10 02:53:41 +07:00
|
|
|
else
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_info(efx, link, efx->net_dev, "link down\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
void efx_link_set_advertising(struct efx_nic *efx, u32 advertising)
|
|
|
|
{
|
|
|
|
efx->link_advertising = advertising;
|
|
|
|
if (advertising) {
|
|
|
|
if (advertising & ADVERTISED_Pause)
|
|
|
|
efx->wanted_fc |= (EFX_FC_TX | EFX_FC_RX);
|
|
|
|
else
|
|
|
|
efx->wanted_fc &= ~(EFX_FC_TX | EFX_FC_RX);
|
|
|
|
if (advertising & ADVERTISED_Asym_Pause)
|
|
|
|
efx->wanted_fc ^= EFX_FC_TX;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-05-18 04:53:22 +07:00
|
|
|
void efx_link_set_wanted_fc(struct efx_nic *efx, u8 wanted_fc)
|
2009-11-29 10:42:41 +07:00
|
|
|
{
|
|
|
|
efx->wanted_fc = wanted_fc;
|
|
|
|
if (efx->link_advertising) {
|
|
|
|
if (wanted_fc & EFX_FC_RX)
|
|
|
|
efx->link_advertising |= (ADVERTISED_Pause |
|
|
|
|
ADVERTISED_Asym_Pause);
|
|
|
|
else
|
|
|
|
efx->link_advertising &= ~(ADVERTISED_Pause |
|
|
|
|
ADVERTISED_Asym_Pause);
|
|
|
|
if (wanted_fc & EFX_FC_TX)
|
|
|
|
efx->link_advertising ^= ADVERTISED_Asym_Pause;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-03-04 16:52:52 +07:00
|
|
|
static void efx_fini_port(struct efx_nic *efx);
|
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
/* Push loopback/power/transmit disable settings to the PHY, and reconfigure
|
|
|
|
* the MAC appropriately. All other PHY configuration changes are pushed
|
|
|
|
* through phy_op->set_settings(), and pushed asynchronously to the MAC
|
|
|
|
* through efx_monitor().
|
|
|
|
*
|
|
|
|
* Callers must hold the mac_lock
|
|
|
|
*/
|
|
|
|
int __efx_reconfigure_port(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2009-11-29 10:42:41 +07:00
|
|
|
enum efx_phy_mode phy_mode;
|
|
|
|
int rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
WARN_ON(!mutex_is_locked(&efx->mac_lock));
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-01-10 02:54:44 +07:00
|
|
|
/* Serialise the promiscuous flag with efx_set_rx_mode. */
|
2012-01-10 02:47:08 +07:00
|
|
|
netif_addr_lock_bh(efx->net_dev);
|
|
|
|
netif_addr_unlock_bh(efx->net_dev);
|
2008-09-01 18:49:12 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
/* Disable PHY transmit in mac level loopbacks */
|
|
|
|
phy_mode = efx->phy_mode;
|
2008-12-13 12:50:08 +07:00
|
|
|
if (LOOPBACK_INTERNAL(efx))
|
|
|
|
efx->phy_mode |= PHY_MODE_TX_DISABLED;
|
|
|
|
else
|
|
|
|
efx->phy_mode &= ~PHY_MODE_TX_DISABLED;
|
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
rc = efx->type->reconfigure_port(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
if (rc)
|
|
|
|
efx->phy_mode = phy_mode;
|
2008-12-13 12:50:08 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Reinitialise the MAC to pick up new PHY settings, even if the port is
|
|
|
|
* disabled. */
|
2009-11-29 10:42:41 +07:00
|
|
|
int efx_reconfigure_port(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2009-11-29 10:42:41 +07:00
|
|
|
int rc;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
|
|
|
mutex_lock(&efx->mac_lock);
|
2009-11-29 10:42:41 +07:00
|
|
|
rc = __efx_reconfigure_port(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
2009-11-29 10:42:41 +07:00
|
|
|
|
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2009-11-25 23:12:16 +07:00
|
|
|
/* Asynchronous work item for changing MAC promiscuity and multicast
|
|
|
|
* hash. Avoid a drain/rx_ingress enable by reconfiguring the current
|
|
|
|
* MAC directly. */
|
2008-12-13 12:59:24 +07:00
|
|
|
static void efx_mac_work(struct work_struct *data)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = container_of(data, struct efx_nic, mac_work);
|
|
|
|
|
|
|
|
mutex_lock(&efx->mac_lock);
|
2011-09-14 01:47:48 +07:00
|
|
|
if (efx->port_enabled)
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2008-12-13 12:59:24 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static int efx_probe_port(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev, "create port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-12-23 20:46:36 +07:00
|
|
|
if (phy_flash_cfg)
|
|
|
|
efx->phy_mode = PHY_MODE_SPECIAL;
|
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
/* Connect up MAC/PHY operations table */
|
|
|
|
rc = efx->type->probe_port(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc)
|
2010-09-10 13:41:19 +07:00
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-12-20 08:22:51 +07:00
|
|
|
/* Initialise MAC address to permanent address */
|
|
|
|
memcpy(efx->net_dev->dev_addr, efx->net_dev->perm_addr, ETH_ALEN);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_init_port(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "init port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-25 23:11:19 +07:00
|
|
|
mutex_lock(&efx->mac_lock);
|
|
|
|
|
2008-12-13 12:50:08 +07:00
|
|
|
rc = efx->phy_op->init(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc)
|
2009-11-25 23:11:19 +07:00
|
|
|
goto fail1;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-09-01 18:46:50 +07:00
|
|
|
efx->port_initialized = true;
|
2009-11-25 23:11:19 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
/* Reconfigure the MAC before creating dma queues (required for
|
|
|
|
* Falcon/A1 where RX_INGR_EN/TX_DRAIN_EN isn't supported) */
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2009-11-29 10:42:41 +07:00
|
|
|
|
|
|
|
/* Ensure the PHY advertises the correct flow control settings */
|
|
|
|
rc = efx->phy_op->reconfigure(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail2;
|
|
|
|
|
2009-11-25 23:11:19 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
2008-12-13 12:50:08 +07:00
|
|
|
|
2009-11-25 23:11:19 +07:00
|
|
|
fail2:
|
2008-12-13 12:50:08 +07:00
|
|
|
efx->phy_op->fini(efx);
|
2009-11-25 23:11:19 +07:00
|
|
|
fail1:
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
2008-12-13 12:50:08 +07:00
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_start_port(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, ifup, efx->net_dev, "start port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
BUG_ON(efx->port_enabled);
|
|
|
|
|
|
|
|
mutex_lock(&efx->mac_lock);
|
2008-09-01 18:46:50 +07:00
|
|
|
efx->port_enabled = true;
|
2009-11-25 23:12:16 +07:00
|
|
|
|
|
|
|
/* efx_mac_work() might have been scheduled after efx_stop_port(),
|
|
|
|
* and then cancelled by efx_flush_all() */
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2009-11-25 23:12:16 +07:00
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
}
|
|
|
|
|
2009-11-28 12:34:05 +07:00
|
|
|
/* Prevent efx_mac_work() and efx_monitor() from working */
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_stop_port(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, ifdown, efx->net_dev, "stop port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
mutex_lock(&efx->mac_lock);
|
2008-09-01 18:46:50 +07:00
|
|
|
efx->port_enabled = false;
|
2008-04-27 18:55:59 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
|
|
|
|
/* Serialise against efx_set_multicast_list() */
|
2012-01-10 02:47:08 +07:00
|
|
|
netif_addr_lock_bh(efx->net_dev);
|
|
|
|
netif_addr_unlock_bh(efx->net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_fini_port(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "shut down port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
if (!efx->port_initialized)
|
|
|
|
return;
|
|
|
|
|
2008-12-13 12:50:08 +07:00
|
|
|
efx->phy_op->fini(efx);
|
2008-09-01 18:46:50 +07:00
|
|
|
efx->port_initialized = false;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-23 23:06:30 +07:00
|
|
|
efx->link_state.up = false;
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_link_status_changed(efx);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_remove_port(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "destroying port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->remove_port(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* NIC handling
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
|
|
|
/* This configures the PCI device to enable I/O and DMA. */
|
|
|
|
static int efx_init_io(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct pci_dev *pci_dev = efx->pci_dev;
|
|
|
|
dma_addr_t dma_mask = efx->type->max_dma_mask;
|
|
|
|
int rc;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev, "initialising I/O\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
rc = pci_enable_device(pci_dev);
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to enable PCI device\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail1;
|
|
|
|
}
|
|
|
|
|
|
|
|
pci_set_master(pci_dev);
|
|
|
|
|
|
|
|
/* Set the PCI DMA mask. Try all possibilities from our
|
|
|
|
* genuine mask down to 32 bits, because some architectures
|
|
|
|
* (e.g. x86_64 with iommu_sac_force set) will allow 40 bit
|
|
|
|
* masks event though they reject 46 bit masks.
|
|
|
|
*/
|
|
|
|
while (dma_mask > 0x7fffffffUL) {
|
2012-01-06 01:50:29 +07:00
|
|
|
if (pci_dma_supported(pci_dev, dma_mask)) {
|
|
|
|
rc = pci_set_dma_mask(pci_dev, dma_mask);
|
|
|
|
if (rc == 0)
|
|
|
|
break;
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
dma_mask >>= 1;
|
|
|
|
}
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"could not find a suitable DMA mask\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail2;
|
|
|
|
}
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev,
|
|
|
|
"using DMA mask %llx\n", (unsigned long long) dma_mask);
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = pci_set_consistent_dma_mask(pci_dev, dma_mask);
|
|
|
|
if (rc) {
|
|
|
|
/* pci_set_consistent_dma_mask() is not *allowed* to
|
|
|
|
* fail with a mask that pci_set_dma_mask() accepted,
|
|
|
|
* but just in case...
|
|
|
|
*/
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to set consistent DMA mask\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail2;
|
|
|
|
}
|
|
|
|
|
2009-10-23 15:32:33 +07:00
|
|
|
efx->membase_phys = pci_resource_start(efx->pci_dev, EFX_MEM_BAR);
|
|
|
|
rc = pci_request_region(pci_dev, EFX_MEM_BAR, "sfc");
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"request for memory BAR failed\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = -EIO;
|
|
|
|
goto fail3;
|
|
|
|
}
|
2011-09-01 19:09:29 +07:00
|
|
|
efx->membase = ioremap_nocache(efx->membase_phys,
|
|
|
|
efx->type->mem_map_size);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (!efx->membase) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"could not map memory BAR at %llx+%x\n",
|
|
|
|
(unsigned long long)efx->membase_phys,
|
|
|
|
efx->type->mem_map_size);
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = -ENOMEM;
|
|
|
|
goto fail4;
|
|
|
|
}
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev,
|
|
|
|
"memory BAR at %llx+%x (virtual %p)\n",
|
|
|
|
(unsigned long long)efx->membase_phys,
|
|
|
|
efx->type->mem_map_size, efx->membase);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail4:
|
2009-10-23 15:32:33 +07:00
|
|
|
pci_release_region(efx->pci_dev, EFX_MEM_BAR);
|
2008-04-27 18:55:59 +07:00
|
|
|
fail3:
|
2008-05-17 03:15:29 +07:00
|
|
|
efx->membase_phys = 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
fail2:
|
|
|
|
pci_disable_device(efx->pci_dev);
|
|
|
|
fail1:
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_fini_io(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "shutting down I/O\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
if (efx->membase) {
|
|
|
|
iounmap(efx->membase);
|
|
|
|
efx->membase = NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (efx->membase_phys) {
|
2009-10-23 15:32:33 +07:00
|
|
|
pci_release_region(efx->pci_dev, EFX_MEM_BAR);
|
2008-05-17 03:15:29 +07:00
|
|
|
efx->membase_phys = 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
pci_disable_device(efx->pci_dev);
|
|
|
|
}
|
|
|
|
|
2012-02-15 03:15:57 +07:00
|
|
|
static unsigned int efx_wanted_parallelism(struct efx_nic *efx)
|
2008-09-01 18:47:33 +07:00
|
|
|
{
|
2011-12-20 08:08:05 +07:00
|
|
|
cpumask_var_t thread_mask;
|
2012-02-14 07:40:12 +07:00
|
|
|
unsigned int count;
|
2008-09-01 18:47:33 +07:00
|
|
|
int cpu;
|
2011-01-13 02:11:05 +07:00
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
if (rss_cpus) {
|
|
|
|
count = rss_cpus;
|
|
|
|
} else {
|
|
|
|
if (unlikely(!zalloc_cpumask_var(&thread_mask, GFP_KERNEL))) {
|
|
|
|
netif_warn(efx, probe, efx->net_dev,
|
|
|
|
"RSS disabled due to allocation failure\n");
|
|
|
|
return 1;
|
|
|
|
}
|
2008-09-01 18:47:33 +07:00
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
count = 0;
|
|
|
|
for_each_online_cpu(cpu) {
|
|
|
|
if (!cpumask_test_cpu(cpu, thread_mask)) {
|
|
|
|
++count;
|
|
|
|
cpumask_or(thread_mask, thread_mask,
|
|
|
|
topology_thread_cpumask(cpu));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
free_cpumask_var(thread_mask);
|
2009-01-11 12:58:09 +07:00
|
|
|
}
|
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
/* If RSS is requested for the PF *and* VFs then we can't write RSS
|
|
|
|
* table entries that are inaccessible to VFs
|
|
|
|
*/
|
|
|
|
if (efx_sriov_wanted(efx) && efx_vf_size(efx) > 1 &&
|
|
|
|
count > efx_vf_size(efx)) {
|
|
|
|
netif_warn(efx, probe, efx->net_dev,
|
|
|
|
"Reducing number of RSS channels from %u to %u for "
|
|
|
|
"VF support. Increase vf-msix-limit to use more "
|
|
|
|
"channels on the PF.\n",
|
|
|
|
count, efx_vf_size(efx));
|
|
|
|
count = efx_vf_size(efx);
|
2008-09-01 18:47:33 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
return count;
|
|
|
|
}
|
|
|
|
|
2011-01-05 07:50:41 +07:00
|
|
|
static int
|
|
|
|
efx_init_rx_cpu_rmap(struct efx_nic *efx, struct msix_entry *xentries)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_RFS_ACCEL
|
2012-02-14 07:40:12 +07:00
|
|
|
unsigned int i;
|
|
|
|
int rc;
|
2011-01-05 07:50:41 +07:00
|
|
|
|
|
|
|
efx->net_dev->rx_cpu_rmap = alloc_irq_cpu_rmap(efx->n_rx_channels);
|
|
|
|
if (!efx->net_dev->rx_cpu_rmap)
|
|
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < efx->n_rx_channels; i++) {
|
|
|
|
rc = irq_cpu_rmap_add(efx->net_dev->rx_cpu_rmap,
|
|
|
|
xentries[i].vector);
|
|
|
|
if (rc) {
|
|
|
|
free_irq_cpu_rmap(efx->net_dev->rx_cpu_rmap);
|
|
|
|
efx->net_dev->rx_cpu_rmap = NULL;
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-09-01 18:47:33 +07:00
|
|
|
/* Probe the number and type of interrupts we are able to obtain, and
|
|
|
|
* the resulting numbers of channels and RX queues.
|
|
|
|
*/
|
2011-01-05 07:50:41 +07:00
|
|
|
static int efx_probe_interrupts(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2012-02-14 07:40:12 +07:00
|
|
|
unsigned int max_channels =
|
|
|
|
min(efx->type->phys_addr_channels, EFX_MAX_CHANNELS);
|
2012-02-14 06:45:02 +07:00
|
|
|
unsigned int extra_channels = 0;
|
|
|
|
unsigned int i, j;
|
2012-02-14 07:40:12 +07:00
|
|
|
int rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
for (i = 0; i < EFX_MAX_EXTRA_CHANNELS; i++)
|
|
|
|
if (efx->extra_channel_type[i])
|
|
|
|
++extra_channels;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
if (efx->interrupt_mode == EFX_INT_MODE_MSIX) {
|
2008-09-01 18:47:33 +07:00
|
|
|
struct msix_entry xentries[EFX_MAX_CHANNELS];
|
2012-02-14 07:40:12 +07:00
|
|
|
unsigned int n_channels;
|
2008-07-19 01:03:10 +07:00
|
|
|
|
2012-02-15 03:15:57 +07:00
|
|
|
n_channels = efx_wanted_parallelism(efx);
|
2010-04-28 16:30:43 +07:00
|
|
|
if (separate_tx_channels)
|
|
|
|
n_channels *= 2;
|
2012-02-14 06:45:02 +07:00
|
|
|
n_channels += extra_channels;
|
2010-04-28 16:30:43 +07:00
|
|
|
n_channels = min(n_channels, max_channels);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-04-28 16:30:43 +07:00
|
|
|
for (i = 0; i < n_channels; i++)
|
2008-04-27 18:55:59 +07:00
|
|
|
xentries[i].entry = i;
|
2010-04-28 16:30:43 +07:00
|
|
|
rc = pci_enable_msix(efx->pci_dev, xentries, n_channels);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc > 0) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"WARNING: Insufficient MSI-X vectors"
|
2012-02-14 07:40:12 +07:00
|
|
|
" available (%d < %u).\n", rc, n_channels);
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"WARNING: Performance may be reduced.\n");
|
2010-04-28 16:30:43 +07:00
|
|
|
EFX_BUG_ON_PARANOID(rc >= n_channels);
|
|
|
|
n_channels = rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = pci_enable_msix(efx->pci_dev, xentries,
|
2010-04-28 16:30:43 +07:00
|
|
|
n_channels);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
if (rc == 0) {
|
2010-04-28 16:30:43 +07:00
|
|
|
efx->n_channels = n_channels;
|
2012-02-14 06:45:02 +07:00
|
|
|
if (n_channels > extra_channels)
|
|
|
|
n_channels -= extra_channels;
|
2010-04-28 16:30:43 +07:00
|
|
|
if (separate_tx_channels) {
|
2012-02-14 06:45:02 +07:00
|
|
|
efx->n_tx_channels = max(n_channels / 2, 1U);
|
|
|
|
efx->n_rx_channels = max(n_channels -
|
|
|
|
efx->n_tx_channels,
|
|
|
|
1U);
|
2010-04-28 16:30:43 +07:00
|
|
|
} else {
|
2012-02-14 06:45:02 +07:00
|
|
|
efx->n_tx_channels = n_channels;
|
|
|
|
efx->n_rx_channels = n_channels;
|
2010-04-28 16:30:43 +07:00
|
|
|
}
|
2011-01-05 07:50:41 +07:00
|
|
|
rc = efx_init_rx_cpu_rmap(efx, xentries);
|
|
|
|
if (rc) {
|
|
|
|
pci_disable_msix(efx->pci_dev);
|
|
|
|
return rc;
|
|
|
|
}
|
2012-02-14 06:45:02 +07:00
|
|
|
for (i = 0; i < efx->n_channels; i++)
|
2010-09-10 13:41:47 +07:00
|
|
|
efx_get_channel(efx, i)->irq =
|
|
|
|
xentries[i].vector;
|
2008-04-27 18:55:59 +07:00
|
|
|
} else {
|
|
|
|
/* Fall back to single channel MSI */
|
|
|
|
efx->interrupt_mode = EFX_INT_MODE_MSI;
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"could not enable MSI-X\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Try single interrupt MSI */
|
|
|
|
if (efx->interrupt_mode == EFX_INT_MODE_MSI) {
|
2008-12-13 12:41:06 +07:00
|
|
|
efx->n_channels = 1;
|
2010-04-28 16:30:43 +07:00
|
|
|
efx->n_rx_channels = 1;
|
|
|
|
efx->n_tx_channels = 1;
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = pci_enable_msi(efx->pci_dev);
|
|
|
|
if (rc == 0) {
|
2010-09-10 13:41:47 +07:00
|
|
|
efx_get_channel(efx, 0)->irq = efx->pci_dev->irq;
|
2008-04-27 18:55:59 +07:00
|
|
|
} else {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"could not enable MSI\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->interrupt_mode = EFX_INT_MODE_LEGACY;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Assume legacy interrupts */
|
|
|
|
if (efx->interrupt_mode == EFX_INT_MODE_LEGACY) {
|
2008-12-13 12:41:06 +07:00
|
|
|
efx->n_channels = 1 + (separate_tx_channels ? 1 : 0);
|
2010-04-28 16:30:43 +07:00
|
|
|
efx->n_rx_channels = 1;
|
|
|
|
efx->n_tx_channels = 1;
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->legacy_irq = efx->pci_dev->irq;
|
|
|
|
}
|
2011-01-05 07:50:41 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
/* Assign extra channels if possible */
|
|
|
|
j = efx->n_channels;
|
|
|
|
for (i = 0; i < EFX_MAX_EXTRA_CHANNELS; i++) {
|
|
|
|
if (!efx->extra_channel_type[i])
|
|
|
|
continue;
|
|
|
|
if (efx->interrupt_mode != EFX_INT_MODE_MSIX ||
|
|
|
|
efx->n_channels <= extra_channels) {
|
|
|
|
efx->extra_channel_type[i]->handle_no_channel(efx);
|
|
|
|
} else {
|
|
|
|
--j;
|
|
|
|
efx_get_channel(efx, j)->type =
|
|
|
|
efx->extra_channel_type[i];
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
/* RSS might be usable on VFs even if it is disabled on the PF */
|
2012-05-05 08:31:23 +07:00
|
|
|
efx->rss_spread = ((efx->n_rx_channels > 1 || !efx_sriov_wanted(efx)) ?
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx->n_rx_channels : efx_vf_size(efx));
|
|
|
|
|
2011-01-05 07:50:41 +07:00
|
|
|
return 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
/* Enable interrupts, then probe and start the event queues */
|
2012-02-14 06:45:02 +07:00
|
|
|
static void efx_start_interrupts(struct efx_nic *efx, bool may_keep_eventq)
|
2012-02-08 07:11:20 +07:00
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
|
|
|
if (efx->legacy_irq)
|
|
|
|
efx->legacy_irq_enabled = true;
|
|
|
|
efx_nic_enable_interrupts(efx);
|
|
|
|
|
|
|
|
efx_for_each_channel(channel, efx) {
|
2012-02-14 06:45:02 +07:00
|
|
|
if (!channel->type->keep_eventq || !may_keep_eventq)
|
|
|
|
efx_init_eventq(channel);
|
2012-02-08 07:11:20 +07:00
|
|
|
efx_start_eventq(channel);
|
|
|
|
}
|
|
|
|
|
|
|
|
efx_mcdi_mode_event(efx);
|
|
|
|
}
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
static void efx_stop_interrupts(struct efx_nic *efx, bool may_keep_eventq)
|
2012-02-08 07:11:20 +07:00
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
|
|
|
efx_mcdi_mode_poll(efx);
|
|
|
|
|
|
|
|
efx_nic_disable_interrupts(efx);
|
|
|
|
if (efx->legacy_irq) {
|
|
|
|
synchronize_irq(efx->legacy_irq);
|
|
|
|
efx->legacy_irq_enabled = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
efx_for_each_channel(channel, efx) {
|
|
|
|
if (channel->irq)
|
|
|
|
synchronize_irq(channel->irq);
|
|
|
|
|
|
|
|
efx_stop_eventq(channel);
|
2012-02-14 06:45:02 +07:00
|
|
|
if (!channel->type->keep_eventq || !may_keep_eventq)
|
|
|
|
efx_fini_eventq(channel);
|
2012-02-08 07:11:20 +07:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_remove_interrupts(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
|
|
|
/* Remove MSI/MSI-X interrupts */
|
2008-09-01 18:47:38 +07:00
|
|
|
efx_for_each_channel(channel, efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
channel->irq = 0;
|
|
|
|
pci_disable_msi(efx->pci_dev);
|
|
|
|
pci_disable_msix(efx->pci_dev);
|
|
|
|
|
|
|
|
/* Remove legacy interrupt */
|
|
|
|
efx->legacy_irq = 0;
|
|
|
|
}
|
|
|
|
|
2008-09-01 18:47:48 +07:00
|
|
|
static void efx_set_channels(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2011-05-16 23:32:39 +07:00
|
|
|
struct efx_channel *channel;
|
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
|
2011-01-13 01:26:56 +07:00
|
|
|
efx->tx_channel_offset =
|
2010-04-28 16:30:43 +07:00
|
|
|
separate_tx_channels ? efx->n_channels - efx->n_tx_channels : 0;
|
2011-05-16 23:32:39 +07:00
|
|
|
|
|
|
|
/* We need to adjust the TX queue numbers if we have separate
|
|
|
|
* RX-only and TX-only channels.
|
|
|
|
*/
|
|
|
|
efx_for_each_channel(channel, efx) {
|
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel)
|
|
|
|
tx_queue->queue -= (efx->tx_channel_offset *
|
|
|
|
EFX_TXQ_TYPES);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_probe_nic(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-30 12:06:28 +07:00
|
|
|
size_t i;
|
2008-04-27 18:55:59 +07:00
|
|
|
int rc;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev, "creating NIC\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Carry out hardware-type specific initialisation */
|
2009-11-29 10:42:31 +07:00
|
|
|
rc = efx->type->probe(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
2010-04-28 16:30:43 +07:00
|
|
|
/* Determine the number of channels and queues by trying to hook
|
2008-04-27 18:55:59 +07:00
|
|
|
* in MSI-X interrupts. */
|
2011-01-05 07:50:41 +07:00
|
|
|
rc = efx_probe_interrupts(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-02-15 08:58:49 +07:00
|
|
|
efx->type->dimension_resources(efx);
|
|
|
|
|
2010-06-25 14:05:43 +07:00
|
|
|
if (efx->n_channels > 1)
|
|
|
|
get_random_bytes(&efx->rx_hash_key, sizeof(efx->rx_hash_key));
|
2010-06-30 12:06:28 +07:00
|
|
|
for (i = 0; i < ARRAY_SIZE(efx->rx_indir_table); i++)
|
2011-12-15 20:56:49 +07:00
|
|
|
efx->rx_indir_table[i] =
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
ethtool_rxfh_indir_default(i, efx->rss_spread);
|
2010-06-25 14:05:43 +07:00
|
|
|
|
2008-09-01 18:47:48 +07:00
|
|
|
efx_set_channels(efx);
|
2010-09-27 15:31:07 +07:00
|
|
|
netif_set_real_num_tx_queues(efx->net_dev, efx->n_tx_channels);
|
|
|
|
netif_set_real_num_rx_queues(efx->net_dev, efx->n_rx_channels);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Initialise the interrupt moderation settings */
|
2011-09-05 14:43:04 +07:00
|
|
|
efx_init_irq_moderation(efx, tx_irq_mod_usec, rx_irq_mod_usec, true,
|
|
|
|
true);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
2011-01-05 07:50:41 +07:00
|
|
|
|
|
|
|
fail:
|
|
|
|
efx->type->remove(efx);
|
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_remove_nic(struct efx_nic *efx)
|
|
|
|
{
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "destroying NIC\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_remove_interrupts(efx);
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->remove(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* NIC startup/shutdown
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
static int efx_probe_all(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = efx_probe_nic(efx);
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev, "failed to create NIC\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail1;
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = efx_probe_port(efx);
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev, "failed to create port\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail2;
|
|
|
|
}
|
|
|
|
|
2010-09-10 13:42:22 +07:00
|
|
|
efx->rxq_entries = efx->txq_entries = EFX_DEFAULT_DMAQ_SIZE;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-09-20 15:43:07 +07:00
|
|
|
rc = efx_probe_filters(efx);
|
|
|
|
if (rc) {
|
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to create filter tables\n");
|
2012-02-14 06:45:02 +07:00
|
|
|
goto fail3;
|
2010-09-20 15:43:07 +07:00
|
|
|
}
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
rc = efx_probe_channels(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail4;
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
|
|
|
|
2010-09-20 15:43:07 +07:00
|
|
|
fail4:
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_remove_filters(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
fail3:
|
|
|
|
efx_remove_port(efx);
|
|
|
|
fail2:
|
|
|
|
efx_remove_nic(efx);
|
|
|
|
fail1:
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2012-02-08 07:11:20 +07:00
|
|
|
/* Called after previous invocation(s) of efx_stop_all, restarts the port,
|
|
|
|
* kernel transmit queues and NAPI processing, and ensures that the port is
|
|
|
|
* scheduled to be reconfigured. This function is safe to call multiple
|
|
|
|
* times when the NIC is in any state.
|
|
|
|
*/
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_start_all(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
|
|
|
/* Check that it is appropriate to restart the interface. All
|
|
|
|
* of these flags are safe to read under just the rtnl lock */
|
|
|
|
if (efx->port_enabled)
|
|
|
|
return;
|
|
|
|
if ((efx->state != STATE_RUNNING) && (efx->state != STATE_INIT))
|
|
|
|
return;
|
2012-01-10 02:47:08 +07:00
|
|
|
if (!netif_running(efx->net_dev))
|
2008-04-27 18:55:59 +07:00
|
|
|
return;
|
|
|
|
|
|
|
|
efx_start_port(efx);
|
2012-02-08 07:11:20 +07:00
|
|
|
efx_start_datapath(efx);
|
2009-11-29 22:15:41 +07:00
|
|
|
|
2009-11-29 10:43:00 +07:00
|
|
|
/* Start the hardware monitor if there is one. Otherwise (we're link
|
|
|
|
* event driven), we have to poll the PHY because after an event queue
|
|
|
|
* flush, we could have a missed a link state change */
|
|
|
|
if (efx->type->monitor != NULL) {
|
2008-04-27 18:55:59 +07:00
|
|
|
queue_delayed_work(efx->workqueue, &efx->monitor_work,
|
|
|
|
efx_monitor_interval);
|
2009-11-29 10:43:00 +07:00
|
|
|
} else {
|
|
|
|
mutex_lock(&efx->mac_lock);
|
|
|
|
if (efx->phy_op->poll(efx))
|
|
|
|
efx_link_status_changed(efx);
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
}
|
2009-11-25 23:11:35 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->start_stats(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Flush all delayed work. Should only be called when no more delayed work
|
|
|
|
* will be scheduled. This doesn't flush pending online resets (efx_reset),
|
|
|
|
* since we're holding the rtnl_lock at this point. */
|
|
|
|
static void efx_flush_all(struct efx_nic *efx)
|
|
|
|
{
|
2012-02-29 06:40:21 +07:00
|
|
|
/* Make sure the hardware monitor and event self-test are stopped */
|
2008-04-27 18:55:59 +07:00
|
|
|
cancel_delayed_work_sync(&efx->monitor_work);
|
2012-02-29 06:40:21 +07:00
|
|
|
efx_selftest_async_cancel(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Stop scheduled port reconfigurations */
|
2008-12-13 12:59:24 +07:00
|
|
|
cancel_work_sync(&efx->mac_work);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Quiesce hardware and software without bringing the link down.
|
|
|
|
* Safe to call multiple times, when the nic and interface is in any
|
|
|
|
* state. The caller is guaranteed to subsequently be in a position
|
|
|
|
* to modify any hardware and software state they see fit without
|
|
|
|
* taking locks. */
|
|
|
|
static void efx_stop_all(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
|
|
|
/* port_enabled can be read safely under the rtnl lock */
|
|
|
|
if (!efx->port_enabled)
|
|
|
|
return;
|
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->stop_stats(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_stop_port(efx);
|
|
|
|
|
2009-11-28 12:34:05 +07:00
|
|
|
/* Flush efx_mac_work(), refill_workqueue, monitor_work */
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_flush_all(efx);
|
|
|
|
|
|
|
|
/* Stop the kernel transmit interface late, so the watchdog
|
|
|
|
* timer isn't ticking over the flush */
|
2012-02-08 07:11:20 +07:00
|
|
|
netif_tx_disable(efx->net_dev);
|
|
|
|
|
|
|
|
efx_stop_datapath(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_remove_all(struct efx_nic *efx)
|
|
|
|
{
|
2010-09-10 13:42:33 +07:00
|
|
|
efx_remove_channels(efx);
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_remove_filters(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_remove_port(efx);
|
|
|
|
efx_remove_nic(efx);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Interrupt moderation
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
2011-12-09 02:51:47 +07:00
|
|
|
static unsigned int irq_mod_ticks(unsigned int usecs, unsigned int quantum_ns)
|
2009-10-23 15:32:13 +07:00
|
|
|
{
|
2011-09-05 14:41:44 +07:00
|
|
|
if (usecs == 0)
|
|
|
|
return 0;
|
2011-12-09 02:51:47 +07:00
|
|
|
if (usecs * 1000 < quantum_ns)
|
2009-10-23 15:32:13 +07:00
|
|
|
return 1; /* never round down to 0 */
|
2011-12-09 02:51:47 +07:00
|
|
|
return usecs * 1000 / quantum_ns;
|
2009-10-23 15:32:13 +07:00
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Set interrupt moderation parameters */
|
2011-09-05 14:43:04 +07:00
|
|
|
int efx_init_irq_moderation(struct efx_nic *efx, unsigned int tx_usecs,
|
|
|
|
unsigned int rx_usecs, bool rx_adaptive,
|
|
|
|
bool rx_may_override_tx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2010-09-10 13:41:47 +07:00
|
|
|
struct efx_channel *channel;
|
2011-12-09 02:51:47 +07:00
|
|
|
unsigned int irq_mod_max = DIV_ROUND_UP(efx->type->timer_period_max *
|
|
|
|
efx->timer_quantum_ns,
|
|
|
|
1000);
|
|
|
|
unsigned int tx_ticks;
|
|
|
|
unsigned int rx_ticks;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
2011-12-09 02:51:47 +07:00
|
|
|
if (tx_usecs > irq_mod_max || rx_usecs > irq_mod_max)
|
2011-09-05 14:43:04 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2011-12-09 02:51:47 +07:00
|
|
|
tx_ticks = irq_mod_ticks(tx_usecs, efx->timer_quantum_ns);
|
|
|
|
rx_ticks = irq_mod_ticks(rx_usecs, efx->timer_quantum_ns);
|
|
|
|
|
2011-09-05 14:43:04 +07:00
|
|
|
if (tx_ticks != rx_ticks && efx->tx_channel_offset == 0 &&
|
|
|
|
!rx_may_override_tx) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "Channels are shared. "
|
|
|
|
"RX and TX IRQ moderation must be equal\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2009-03-20 20:30:37 +07:00
|
|
|
efx->irq_rx_adaptive = rx_adaptive;
|
2009-10-23 15:32:13 +07:00
|
|
|
efx->irq_rx_moderation = rx_ticks;
|
2010-09-10 13:41:47 +07:00
|
|
|
efx_for_each_channel(channel, efx) {
|
2011-02-08 06:04:38 +07:00
|
|
|
if (efx_channel_has_rx_queue(channel))
|
2010-09-10 13:41:47 +07:00
|
|
|
channel->irq_moderation = rx_ticks;
|
2011-02-08 06:04:38 +07:00
|
|
|
else if (efx_channel_has_tx_queues(channel))
|
2010-09-10 13:41:47 +07:00
|
|
|
channel->irq_moderation = tx_ticks;
|
|
|
|
}
|
2011-09-05 14:43:04 +07:00
|
|
|
|
|
|
|
return 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2011-09-05 14:42:25 +07:00
|
|
|
void efx_get_irq_moderation(struct efx_nic *efx, unsigned int *tx_usecs,
|
|
|
|
unsigned int *rx_usecs, bool *rx_adaptive)
|
|
|
|
{
|
2011-12-09 02:51:47 +07:00
|
|
|
/* We must round up when converting ticks to microseconds
|
|
|
|
* because we round down when converting the other way.
|
|
|
|
*/
|
|
|
|
|
2011-09-05 14:42:25 +07:00
|
|
|
*rx_adaptive = efx->irq_rx_adaptive;
|
2011-12-09 02:51:47 +07:00
|
|
|
*rx_usecs = DIV_ROUND_UP(efx->irq_rx_moderation *
|
|
|
|
efx->timer_quantum_ns,
|
|
|
|
1000);
|
2011-09-05 14:42:25 +07:00
|
|
|
|
|
|
|
/* If channels are shared between RX and TX, so is IRQ
|
|
|
|
* moderation. Otherwise, IRQ moderation is the same for all
|
|
|
|
* TX channels and is not adaptive.
|
|
|
|
*/
|
|
|
|
if (efx->tx_channel_offset == 0)
|
|
|
|
*tx_usecs = *rx_usecs;
|
|
|
|
else
|
2011-12-09 02:51:47 +07:00
|
|
|
*tx_usecs = DIV_ROUND_UP(
|
2011-09-05 14:42:25 +07:00
|
|
|
efx->channel[efx->tx_channel_offset]->irq_moderation *
|
2011-12-09 02:51:47 +07:00
|
|
|
efx->timer_quantum_ns,
|
|
|
|
1000);
|
2011-09-05 14:42:25 +07:00
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Hardware monitor
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
2010-09-20 15:44:10 +07:00
|
|
|
/* Run periodically off the general workqueue */
|
2008-04-27 18:55:59 +07:00
|
|
|
static void efx_monitor(struct work_struct *data)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = container_of(data, struct efx_nic,
|
|
|
|
monitor_work.work);
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_vdbg(efx, timer, efx->net_dev,
|
|
|
|
"hardware monitor executing on CPU %d\n",
|
|
|
|
raw_smp_processor_id());
|
2009-11-29 10:42:31 +07:00
|
|
|
BUG_ON(efx->type->monitor == NULL);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* If the mac_lock is already held then it is likely a port
|
|
|
|
* reconfiguration is already in place, which will likely do
|
2010-09-20 15:44:10 +07:00
|
|
|
* most of the work of monitor() anyway. */
|
|
|
|
if (mutex_trylock(&efx->mac_lock)) {
|
|
|
|
if (efx->port_enabled)
|
|
|
|
efx->type->monitor(efx);
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
queue_delayed_work(efx->workqueue, &efx->monitor_work,
|
|
|
|
efx_monitor_interval);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* ioctls
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
/* Net device ioctl
|
|
|
|
* Context: process, rtnl_lock() held.
|
|
|
|
*/
|
|
|
|
static int efx_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2009-04-29 15:05:08 +07:00
|
|
|
struct mii_ioctl_data *data = if_mii(ifr);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
2009-04-29 15:05:08 +07:00
|
|
|
/* Convert phy_id from older PRTAD/DEVAD format */
|
|
|
|
if ((cmd == SIOCGMIIREG || cmd == SIOCSMIIREG) &&
|
|
|
|
(data->phy_id & 0xfc00) == 0x0400)
|
|
|
|
data->phy_id ^= MDIO_PHY_ID_C45 | 0x0400;
|
|
|
|
|
|
|
|
return mdio_mii_ioctl(&efx->mdio, data, cmd);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* NAPI interface
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
static void efx_init_napi_channel(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = channel->efx;
|
|
|
|
|
|
|
|
channel->napi_dev = efx->net_dev;
|
|
|
|
netif_napi_add(channel->napi_dev, &channel->napi_str,
|
|
|
|
efx_poll, napi_weight);
|
|
|
|
}
|
|
|
|
|
2010-12-08 02:47:34 +07:00
|
|
|
static void efx_init_napi(struct efx_nic *efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_for_each_channel(channel, efx)
|
|
|
|
efx_init_napi_channel(channel);
|
2010-12-08 02:47:34 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_fini_napi_channel(struct efx_channel *channel)
|
|
|
|
{
|
|
|
|
if (channel->napi_dev)
|
|
|
|
netif_napi_del(&channel->napi_str);
|
|
|
|
channel->napi_dev = NULL;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_fini_napi(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct efx_channel *channel;
|
|
|
|
|
2010-12-08 02:47:34 +07:00
|
|
|
efx_for_each_channel(channel, efx)
|
|
|
|
efx_fini_napi_channel(channel);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Kernel netpoll interface
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_NET_POLL_CONTROLLER
|
|
|
|
|
|
|
|
/* Although in the common case interrupts will be disabled, this is not
|
|
|
|
* guaranteed. However, all our work happens inside the NAPI callback,
|
|
|
|
* so no locking is required.
|
|
|
|
*/
|
|
|
|
static void efx_netpoll(struct net_device *net_dev)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
struct efx_channel *channel;
|
|
|
|
|
2008-09-01 18:47:38 +07:00
|
|
|
efx_for_each_channel(channel, efx)
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_schedule_channel(channel);
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Kernel net device interface
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
/* Context: process, rtnl_lock() held. */
|
|
|
|
static int efx_net_open(struct net_device *net_dev)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, ifup, efx->net_dev, "opening device on CPU %d\n",
|
|
|
|
raw_smp_processor_id());
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-12-27 04:48:51 +07:00
|
|
|
if (efx->state == STATE_DISABLED)
|
|
|
|
return -EIO;
|
2008-09-01 18:48:17 +07:00
|
|
|
if (efx->phy_mode & PHY_MODE_SPECIAL)
|
|
|
|
return -EBUSY;
|
2009-11-29 22:15:41 +07:00
|
|
|
if (efx_mcdi_poll_reboot(efx) && efx_reset(efx, RESET_TYPE_ALL))
|
|
|
|
return -EIO;
|
2008-09-01 18:48:17 +07:00
|
|
|
|
2009-11-29 10:43:00 +07:00
|
|
|
/* Notify the kernel of the link state polled during driver load,
|
|
|
|
* before the monitor starts running */
|
|
|
|
efx_link_status_changed(efx);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_start_all(efx);
|
2012-02-29 06:40:21 +07:00
|
|
|
efx_selftest_async_start(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Context: process, rtnl_lock() held.
|
|
|
|
* Note that the kernel will ignore our return code; this method
|
|
|
|
* should really be a void.
|
|
|
|
*/
|
|
|
|
static int efx_net_stop(struct net_device *net_dev)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, ifdown, efx->net_dev, "closing on CPU %d\n",
|
|
|
|
raw_smp_processor_id());
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-12-27 04:48:51 +07:00
|
|
|
if (efx->state != STATE_DISABLED) {
|
|
|
|
/* Stop the device and flush all the channels */
|
|
|
|
efx_stop_all(efx);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-05-17 03:18:14 +07:00
|
|
|
/* Context: process, dev_base_lock or RTNL held, non-blocking. */
|
2012-01-10 02:53:41 +07:00
|
|
|
static struct rtnl_link_stats64 *efx_net_stats(struct net_device *net_dev,
|
|
|
|
struct rtnl_link_stats64 *stats)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
struct efx_mac_stats *mac_stats = &efx->mac_stats;
|
|
|
|
|
2009-11-25 23:11:35 +07:00
|
|
|
spin_lock_bh(&efx->stats_lock);
|
2011-09-03 05:23:00 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->update_stats(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
stats->rx_packets = mac_stats->rx_packets;
|
|
|
|
stats->tx_packets = mac_stats->tx_packets;
|
|
|
|
stats->rx_bytes = mac_stats->rx_bytes;
|
|
|
|
stats->tx_bytes = mac_stats->tx_bytes;
|
2010-09-10 13:41:06 +07:00
|
|
|
stats->rx_dropped = efx->n_rx_nodesc_drop_cnt;
|
2008-04-27 18:55:59 +07:00
|
|
|
stats->multicast = mac_stats->rx_multicast;
|
|
|
|
stats->collisions = mac_stats->tx_collision;
|
|
|
|
stats->rx_length_errors = (mac_stats->rx_gtjumbo +
|
|
|
|
mac_stats->rx_length_error);
|
|
|
|
stats->rx_crc_errors = mac_stats->rx_bad;
|
|
|
|
stats->rx_frame_errors = mac_stats->rx_align_error;
|
|
|
|
stats->rx_fifo_errors = mac_stats->rx_overflow;
|
|
|
|
stats->rx_missed_errors = mac_stats->rx_missed;
|
|
|
|
stats->tx_window_errors = mac_stats->tx_late_collision;
|
|
|
|
|
|
|
|
stats->rx_errors = (stats->rx_length_errors +
|
|
|
|
stats->rx_crc_errors +
|
|
|
|
stats->rx_frame_errors +
|
|
|
|
mac_stats->rx_symbol_error);
|
|
|
|
stats->tx_errors = (stats->tx_window_errors +
|
|
|
|
mac_stats->tx_bad);
|
|
|
|
|
2011-09-03 05:23:00 +07:00
|
|
|
spin_unlock_bh(&efx->stats_lock);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return stats;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Context: netif_tx_lock held, BHs disabled. */
|
|
|
|
static void efx_watchdog(struct net_device *net_dev)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, tx_err, efx->net_dev,
|
|
|
|
"TX stuck with port_enabled=%d: resetting channels\n",
|
|
|
|
efx->port_enabled);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-11-05 03:35:36 +07:00
|
|
|
efx_schedule_reset(efx, RESET_TYPE_TX_WATCHDOG);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/* Context: process, rtnl_lock() held. */
|
|
|
|
static int efx_change_mtu(struct net_device *net_dev, int new_mtu)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
|
|
|
if (new_mtu > EFX_MAX_MTU)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
efx_stop_all(efx);
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "changing MTU to %d\n", new_mtu);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:41 +07:00
|
|
|
mutex_lock(&efx->mac_lock);
|
|
|
|
/* Reconfigure the MAC before enabling the dma queues so that
|
|
|
|
* the RX buffers don't overflow */
|
2008-04-27 18:55:59 +07:00
|
|
|
net_dev->mtu = new_mtu;
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2009-11-29 10:42:41 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_start_all(efx);
|
2012-01-10 02:54:16 +07:00
|
|
|
return 0;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_set_mac_address(struct net_device *net_dev, void *data)
|
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
struct sockaddr *addr = data;
|
|
|
|
char *new_addr = addr->sa_data;
|
|
|
|
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
|
|
|
if (!is_valid_ether_addr(new_addr)) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"invalid ethernet MAC address requested: %pM\n",
|
|
|
|
new_addr);
|
2012-02-21 09:07:49 +07:00
|
|
|
return -EADDRNOTAVAIL;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
memcpy(net_dev->dev_addr, new_addr, net_dev->addr_len);
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx_sriov_mac_address_changed(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Reconfigure the MAC */
|
2009-11-29 10:42:41 +07:00
|
|
|
mutex_lock(&efx->mac_lock);
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2009-11-29 10:42:41 +07:00
|
|
|
mutex_unlock(&efx->mac_lock);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-09-01 18:49:12 +07:00
|
|
|
/* Context: netif_addr_lock held, BHs disabled. */
|
2012-01-10 02:54:44 +07:00
|
|
|
static void efx_set_rx_mode(struct net_device *net_dev)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2008-09-01 18:43:14 +07:00
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
2010-04-02 04:22:57 +07:00
|
|
|
struct netdev_hw_addr *ha;
|
2008-04-27 18:55:59 +07:00
|
|
|
union efx_multicast_hash *mc_hash = &efx->multicast_hash;
|
|
|
|
u32 crc;
|
|
|
|
int bit;
|
|
|
|
|
2009-11-25 23:12:16 +07:00
|
|
|
efx->promiscuous = !!(net_dev->flags & IFF_PROMISC);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Build multicast hash table */
|
2009-11-25 23:12:16 +07:00
|
|
|
if (efx->promiscuous || (net_dev->flags & IFF_ALLMULTI)) {
|
2008-04-27 18:55:59 +07:00
|
|
|
memset(mc_hash, 0xff, sizeof(*mc_hash));
|
|
|
|
} else {
|
|
|
|
memset(mc_hash, 0x00, sizeof(*mc_hash));
|
2010-04-02 04:22:57 +07:00
|
|
|
netdev_for_each_mc_addr(ha, net_dev) {
|
|
|
|
crc = ether_crc_le(ETH_ALEN, ha->addr);
|
2008-04-27 18:55:59 +07:00
|
|
|
bit = crc & (EFX_MCAST_HASH_ENTRIES - 1);
|
|
|
|
set_bit_le(bit, mc_hash->byte);
|
|
|
|
}
|
|
|
|
|
2009-11-25 23:12:16 +07:00
|
|
|
/* Broadcast packets go through the multicast hash filter.
|
|
|
|
* ether_crc_le() of the broadcast address is 0xbe2612ff
|
|
|
|
* so we always add bit 0xff to the mask.
|
|
|
|
*/
|
|
|
|
set_bit_le(0xff, mc_hash->byte);
|
|
|
|
}
|
2008-09-01 18:49:12 +07:00
|
|
|
|
2009-11-25 23:12:16 +07:00
|
|
|
if (efx->port_enabled)
|
|
|
|
queue_work(efx->workqueue, &efx->mac_work);
|
|
|
|
/* Otherwise efx_start_port() will do this */
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2011-11-15 22:29:55 +07:00
|
|
|
static int efx_set_features(struct net_device *net_dev, netdev_features_t data)
|
2011-04-05 21:00:02 +07:00
|
|
|
{
|
|
|
|
struct efx_nic *efx = netdev_priv(net_dev);
|
|
|
|
|
|
|
|
/* If disabling RX n-tuple filtering, clear existing filters */
|
|
|
|
if (net_dev->features & ~data & NETIF_F_NTUPLE)
|
|
|
|
efx_filter_clear_rx(efx, EFX_FILTER_PRI_MANUAL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-11-22 08:32:54 +07:00
|
|
|
static const struct net_device_ops efx_netdev_ops = {
|
|
|
|
.ndo_open = efx_net_open,
|
|
|
|
.ndo_stop = efx_net_stop,
|
2010-06-08 14:21:12 +07:00
|
|
|
.ndo_get_stats64 = efx_net_stats,
|
2008-11-22 08:32:54 +07:00
|
|
|
.ndo_tx_timeout = efx_watchdog,
|
|
|
|
.ndo_start_xmit = efx_hard_start_xmit,
|
|
|
|
.ndo_validate_addr = eth_validate_addr,
|
|
|
|
.ndo_do_ioctl = efx_ioctl,
|
|
|
|
.ndo_change_mtu = efx_change_mtu,
|
|
|
|
.ndo_set_mac_address = efx_set_mac_address,
|
2012-01-10 02:54:44 +07:00
|
|
|
.ndo_set_rx_mode = efx_set_rx_mode,
|
2011-04-05 21:00:02 +07:00
|
|
|
.ndo_set_features = efx_set_features,
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
#ifdef CONFIG_SFC_SRIOV
|
|
|
|
.ndo_set_vf_mac = efx_sriov_set_vf_mac,
|
|
|
|
.ndo_set_vf_vlan = efx_sriov_set_vf_vlan,
|
|
|
|
.ndo_set_vf_spoofchk = efx_sriov_set_vf_spoofchk,
|
|
|
|
.ndo_get_vf_config = efx_sriov_get_vf_config,
|
|
|
|
#endif
|
2008-11-22 08:32:54 +07:00
|
|
|
#ifdef CONFIG_NET_POLL_CONTROLLER
|
|
|
|
.ndo_poll_controller = efx_netpoll,
|
|
|
|
#endif
|
2011-01-11 04:18:20 +07:00
|
|
|
.ndo_setup_tc = efx_setup_tc,
|
2011-01-05 07:50:41 +07:00
|
|
|
#ifdef CONFIG_RFS_ACCEL
|
|
|
|
.ndo_rx_flow_steer = efx_filter_rfs,
|
|
|
|
#endif
|
2008-11-22 08:32:54 +07:00
|
|
|
};
|
|
|
|
|
2008-12-13 13:09:38 +07:00
|
|
|
static void efx_update_name(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
strcpy(efx->name, efx->net_dev->name);
|
|
|
|
efx_mtd_rename(efx);
|
|
|
|
efx_set_channel_names(efx);
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static int efx_netdev_event(struct notifier_block *this,
|
|
|
|
unsigned long event, void *ptr)
|
|
|
|
{
|
2008-05-17 03:20:00 +07:00
|
|
|
struct net_device *net_dev = ptr;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-12-13 13:09:38 +07:00
|
|
|
if (net_dev->netdev_ops == &efx_netdev_ops &&
|
|
|
|
event == NETDEV_CHANGENAME)
|
|
|
|
efx_update_name(netdev_priv(net_dev));
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return NOTIFY_DONE;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct notifier_block efx_netdev_notifier = {
|
|
|
|
.notifier_call = efx_netdev_event,
|
|
|
|
};
|
|
|
|
|
2008-12-13 12:47:23 +07:00
|
|
|
static ssize_t
|
|
|
|
show_phy_type(struct device *dev, struct device_attribute *attr, char *buf)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev));
|
|
|
|
return sprintf(buf, "%d\n", efx->phy_type);
|
|
|
|
}
|
|
|
|
static DEVICE_ATTR(phy_type, 0644, show_phy_type, NULL);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static int efx_register_netdev(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct net_device *net_dev = efx->net_dev;
|
2010-12-10 08:24:16 +07:00
|
|
|
struct efx_channel *channel;
|
2008-04-27 18:55:59 +07:00
|
|
|
int rc;
|
|
|
|
|
|
|
|
net_dev->watchdog_timeo = 5 * HZ;
|
|
|
|
net_dev->irq = efx->pci_dev->irq;
|
2008-11-22 08:32:54 +07:00
|
|
|
net_dev->netdev_ops = &efx_netdev_ops;
|
2008-04-27 18:55:59 +07:00
|
|
|
SET_ETHTOOL_OPS(net_dev, &efx_ethtool_ops);
|
|
|
|
|
2008-12-13 13:09:38 +07:00
|
|
|
rtnl_lock();
|
2009-08-26 15:16:27 +07:00
|
|
|
|
|
|
|
rc = dev_alloc_name(net_dev, net_dev->name);
|
|
|
|
if (rc < 0)
|
|
|
|
goto fail_locked;
|
2008-12-13 13:09:38 +07:00
|
|
|
efx_update_name(efx);
|
2009-08-26 15:16:27 +07:00
|
|
|
|
|
|
|
rc = register_netdevice(net_dev);
|
|
|
|
if (rc)
|
|
|
|
goto fail_locked;
|
|
|
|
|
2010-12-10 08:24:16 +07:00
|
|
|
efx_for_each_channel(channel, efx) {
|
|
|
|
struct efx_tx_queue *tx_queue;
|
2011-01-13 01:39:40 +07:00
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel)
|
|
|
|
efx_init_tx_queue_core_txq(tx_queue);
|
2010-12-10 08:24:16 +07:00
|
|
|
}
|
|
|
|
|
2009-08-26 15:16:27 +07:00
|
|
|
/* Always start with carrier off; PHY events will detect the link */
|
2012-01-10 02:51:22 +07:00
|
|
|
netif_carrier_off(net_dev);
|
2009-08-26 15:16:27 +07:00
|
|
|
|
2008-12-13 13:09:38 +07:00
|
|
|
rtnl_unlock();
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2008-12-13 12:47:23 +07:00
|
|
|
rc = device_create_file(&efx->pci_dev->dev, &dev_attr_phy_type);
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"failed to init net dev attributes\n");
|
2008-12-13 12:47:23 +07:00
|
|
|
goto fail_registered;
|
|
|
|
}
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
2008-12-13 12:47:23 +07:00
|
|
|
|
2009-08-26 15:16:27 +07:00
|
|
|
fail_locked:
|
|
|
|
rtnl_unlock();
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev, "could not register net dev\n");
|
2009-08-26 15:16:27 +07:00
|
|
|
return rc;
|
|
|
|
|
2008-12-13 12:47:23 +07:00
|
|
|
fail_registered:
|
|
|
|
unregister_netdev(net_dev);
|
|
|
|
return rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_unregister_netdev(struct efx_nic *efx)
|
|
|
|
{
|
2010-09-10 13:41:47 +07:00
|
|
|
struct efx_channel *channel;
|
2008-04-27 18:55:59 +07:00
|
|
|
struct efx_tx_queue *tx_queue;
|
|
|
|
|
|
|
|
if (!efx->net_dev)
|
|
|
|
return;
|
|
|
|
|
2008-09-01 18:43:14 +07:00
|
|
|
BUG_ON(netdev_priv(efx->net_dev) != efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Free up any skbs still remaining. This has to happen before
|
|
|
|
* we try to unregister the netdev as running their destructors
|
|
|
|
* may be needed to get the device ref. count to 0. */
|
2010-09-10 13:41:47 +07:00
|
|
|
efx_for_each_channel(channel, efx) {
|
|
|
|
efx_for_each_channel_tx_queue(tx_queue, channel)
|
|
|
|
efx_release_tx_buffers(tx_queue);
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-01-10 02:47:08 +07:00
|
|
|
strlcpy(efx->name, pci_name(efx->pci_dev), sizeof(efx->name));
|
|
|
|
device_remove_file(&efx->pci_dev->dev, &dev_attr_phy_type);
|
|
|
|
unregister_netdev(efx->net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Device reset and suspend
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
2008-09-01 18:48:50 +07:00
|
|
|
/* Tears down the entire software state and most of the hardware state
|
|
|
|
* before reset. */
|
2009-11-29 10:42:41 +07:00
|
|
|
void efx_reset_down(struct efx_nic *efx, enum reset_type method)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
|
|
|
|
2008-09-01 18:48:50 +07:00
|
|
|
efx_stop_all(efx);
|
|
|
|
mutex_lock(&efx->mac_lock);
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_stop_interrupts(efx, false);
|
2009-01-30 00:50:51 +07:00
|
|
|
if (efx->port_initialized && method != RESET_TYPE_INVISIBLE)
|
|
|
|
efx->phy_op->fini(efx);
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->fini(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2008-09-01 18:48:50 +07:00
|
|
|
/* This function will always ensure that the locks acquired in
|
|
|
|
* efx_reset_down() are released. A failure return code indicates
|
|
|
|
* that we were unable to reinitialise the hardware, and the
|
|
|
|
* driver should be disabled. If ok is false, then the rx and tx
|
|
|
|
* engines are not restarted, pending a RESET_DISABLE. */
|
2009-11-29 10:42:41 +07:00
|
|
|
int efx_reset_up(struct efx_nic *efx, enum reset_type method, bool ok)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
2008-09-01 18:48:50 +07:00
|
|
|
EFX_ASSERT_RESET_SERIALISED(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
rc = efx->type->init(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev, "failed to initialise NIC\n");
|
2009-11-29 10:43:15 +07:00
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2009-11-29 10:43:15 +07:00
|
|
|
if (!ok)
|
|
|
|
goto fail;
|
|
|
|
|
2009-01-30 00:50:51 +07:00
|
|
|
if (efx->port_initialized && method != RESET_TYPE_INVISIBLE) {
|
2009-11-29 10:43:15 +07:00
|
|
|
rc = efx->phy_op->init(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail;
|
|
|
|
if (efx->phy_op->reconfigure(efx))
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev,
|
|
|
|
"could not restore PHY settings\n");
|
2009-01-30 00:50:51 +07:00
|
|
|
}
|
|
|
|
|
2011-09-03 06:15:00 +07:00
|
|
|
efx->type->reconfigure_mac(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_start_interrupts(efx, false);
|
2010-09-20 15:43:07 +07:00
|
|
|
efx_restore_filters(efx);
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx_sriov_reset(efx);
|
2009-11-29 10:43:15 +07:00
|
|
|
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
|
|
|
|
efx_start_all(efx);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail:
|
|
|
|
efx->port_initialized = false;
|
2008-09-01 18:48:50 +07:00
|
|
|
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2009-11-29 10:43:15 +07:00
|
|
|
/* Reset the NIC using the specified method. Note that the reset may
|
|
|
|
* fail, in which case the card will be left in an unusable state.
|
2008-04-27 18:55:59 +07:00
|
|
|
*
|
2009-11-29 10:43:15 +07:00
|
|
|
* Caller must hold the rtnl_lock.
|
2008-04-27 18:55:59 +07:00
|
|
|
*/
|
2009-11-29 10:43:15 +07:00
|
|
|
int efx_reset(struct efx_nic *efx, enum reset_type method)
|
2008-04-27 18:55:59 +07:00
|
|
|
{
|
2009-11-29 10:43:15 +07:00
|
|
|
int rc, rc2;
|
|
|
|
bool disabled;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_info(efx, drv, efx->net_dev, "resetting (%s)\n",
|
|
|
|
RESET_TYPE(method));
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-05-17 00:51:24 +07:00
|
|
|
netif_device_detach(efx->net_dev);
|
2009-11-29 10:42:41 +07:00
|
|
|
efx_reset_down(efx, method);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
rc = efx->type->reset(efx, method);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev, "failed to reset hardware\n");
|
2009-11-29 10:43:15 +07:00
|
|
|
goto out;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2011-06-25 02:46:31 +07:00
|
|
|
/* Clear flags for the scopes we covered. We assume the NIC and
|
|
|
|
* driver are now quiescent so that there is no race here.
|
|
|
|
*/
|
|
|
|
efx->reset_pending &= -(1 << (method + 1));
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Reinitialise bus-mastering, which may have been turned off before
|
|
|
|
* the reset was scheduled. This is still appropriate, even in the
|
|
|
|
* RESET_TYPE_DISABLE since this driver generally assumes the hardware
|
|
|
|
* can respond to requests. */
|
|
|
|
pci_set_master(efx->pci_dev);
|
|
|
|
|
2009-11-29 10:43:15 +07:00
|
|
|
out:
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Leave device stopped if necessary */
|
2009-11-29 10:43:15 +07:00
|
|
|
disabled = rc || method == RESET_TYPE_DISABLE;
|
|
|
|
rc2 = efx_reset_up(efx, method, !disabled);
|
|
|
|
if (rc2) {
|
|
|
|
disabled = true;
|
|
|
|
if (!rc)
|
|
|
|
rc = rc2;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2009-11-29 10:43:15 +07:00
|
|
|
if (disabled) {
|
2010-04-28 16:01:33 +07:00
|
|
|
dev_close(efx->net_dev);
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, drv, efx->net_dev, "has been disabled\n");
|
2008-12-27 04:48:51 +07:00
|
|
|
efx->state = STATE_DISABLED;
|
|
|
|
} else {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "reset complete\n");
|
2011-05-17 00:51:24 +07:00
|
|
|
netif_device_attach(efx->net_dev);
|
2008-12-27 04:48:51 +07:00
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* The worker thread exists so that code that cannot sleep can
|
|
|
|
* schedule a reset for later.
|
|
|
|
*/
|
|
|
|
static void efx_reset_work(struct work_struct *data)
|
|
|
|
{
|
2009-11-29 10:43:15 +07:00
|
|
|
struct efx_nic *efx = container_of(data, struct efx_nic, reset_work);
|
2011-06-25 02:46:31 +07:00
|
|
|
unsigned long pending = ACCESS_ONCE(efx->reset_pending);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-06-25 02:46:31 +07:00
|
|
|
if (!pending)
|
2010-06-01 18:17:24 +07:00
|
|
|
return;
|
|
|
|
|
2009-11-29 10:43:15 +07:00
|
|
|
/* If we're not RUNNING then don't reset. Leave the reset_pending
|
2011-06-25 02:46:31 +07:00
|
|
|
* flags set so that efx_pci_probe_main will be retried */
|
2009-11-29 10:43:15 +07:00
|
|
|
if (efx->state != STATE_RUNNING) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_info(efx, drv, efx->net_dev,
|
|
|
|
"scheduled reset quenched. NIC not RUNNING\n");
|
2009-11-29 10:43:15 +07:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
rtnl_lock();
|
2011-06-25 02:46:31 +07:00
|
|
|
(void)efx_reset(efx, fls(pending) - 1);
|
2009-11-29 10:43:15 +07:00
|
|
|
rtnl_unlock();
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
void efx_schedule_reset(struct efx_nic *efx, enum reset_type type)
|
|
|
|
{
|
|
|
|
enum reset_type method;
|
|
|
|
|
|
|
|
switch (type) {
|
|
|
|
case RESET_TYPE_INVISIBLE:
|
|
|
|
case RESET_TYPE_ALL:
|
|
|
|
case RESET_TYPE_WORLD:
|
|
|
|
case RESET_TYPE_DISABLE:
|
|
|
|
method = type;
|
2011-06-25 02:50:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "scheduling %s reset\n",
|
|
|
|
RESET_TYPE(method));
|
2008-04-27 18:55:59 +07:00
|
|
|
break;
|
|
|
|
default:
|
2011-06-25 02:50:07 +07:00
|
|
|
method = efx->type->map_reset_reason(type);
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev,
|
|
|
|
"scheduling %s reset for %s\n",
|
|
|
|
RESET_TYPE(method), RESET_TYPE(type));
|
2011-06-25 02:50:07 +07:00
|
|
|
break;
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-06-25 02:46:31 +07:00
|
|
|
set_bit(method, &efx->reset_pending);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 22:15:41 +07:00
|
|
|
/* efx_process_channel() will no longer read events once a
|
|
|
|
* reset is scheduled. So switch back to poll'd MCDI completions. */
|
|
|
|
efx_mcdi_mode_poll(efx);
|
|
|
|
|
2008-12-13 12:33:02 +07:00
|
|
|
queue_work(reset_workqueue, &efx->reset_work);
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* List of NICs we support
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
|
|
|
/* PCI device ID table */
|
2010-01-07 18:58:11 +07:00
|
|
|
static DEFINE_PCI_DEVICE_TABLE(efx_pci_table) = {
|
2011-10-06 04:28:05 +07:00
|
|
|
{PCI_DEVICE(PCI_VENDOR_ID_SOLARFLARE,
|
|
|
|
PCI_DEVICE_ID_SOLARFLARE_SFC4000A_0),
|
2009-11-28 12:36:04 +07:00
|
|
|
.driver_data = (unsigned long) &falcon_a1_nic_type},
|
2011-10-06 04:28:05 +07:00
|
|
|
{PCI_DEVICE(PCI_VENDOR_ID_SOLARFLARE,
|
|
|
|
PCI_DEVICE_ID_SOLARFLARE_SFC4000B),
|
2009-11-28 12:36:04 +07:00
|
|
|
.driver_data = (unsigned long) &falcon_b0_nic_type},
|
2011-12-03 01:23:56 +07:00
|
|
|
{PCI_DEVICE(PCI_VENDOR_ID_SOLARFLARE, 0x0803), /* SFC9020 */
|
2009-11-29 22:15:41 +07:00
|
|
|
.driver_data = (unsigned long) &siena_a0_nic_type},
|
2011-12-03 01:23:56 +07:00
|
|
|
{PCI_DEVICE(PCI_VENDOR_ID_SOLARFLARE, 0x0813), /* SFL9021 */
|
2009-11-29 22:15:41 +07:00
|
|
|
.driver_data = (unsigned long) &siena_a0_nic_type},
|
2008-04-27 18:55:59 +07:00
|
|
|
{0} /* end of list */
|
|
|
|
};
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
2009-11-23 23:05:45 +07:00
|
|
|
* Dummy PHY/MAC operations
|
2008-04-27 18:55:59 +07:00
|
|
|
*
|
2008-09-01 18:48:36 +07:00
|
|
|
* Can be used for some unimplemented operations
|
2008-04-27 18:55:59 +07:00
|
|
|
* Needed so all function pointers are valid and do not have to be tested
|
|
|
|
* before use
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
int efx_port_dummy_op_int(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
void efx_port_dummy_op_void(struct efx_nic *efx) {}
|
2010-10-18 12:27:31 +07:00
|
|
|
|
|
|
|
static bool efx_port_dummy_op_poll(struct efx_nic *efx)
|
2009-11-28 12:34:05 +07:00
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-04-14 12:50:12 +07:00
|
|
|
static const struct efx_phy_operations efx_dummy_phy_operations = {
|
2008-04-27 18:55:59 +07:00
|
|
|
.init = efx_port_dummy_op_int,
|
2009-11-29 10:42:41 +07:00
|
|
|
.reconfigure = efx_port_dummy_op_int,
|
2009-11-28 12:34:05 +07:00
|
|
|
.poll = efx_port_dummy_op_poll,
|
2008-04-27 18:55:59 +07:00
|
|
|
.fini = efx_port_dummy_op_void,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Data housekeeping
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
|
|
|
/* This zeroes out and then fills in the invariants in a struct
|
|
|
|
* efx_nic (including all sub-structures).
|
|
|
|
*/
|
2011-04-14 12:50:12 +07:00
|
|
|
static int efx_init_struct(struct efx_nic *efx, const struct efx_nic_type *type,
|
2008-04-27 18:55:59 +07:00
|
|
|
struct pci_dev *pci_dev, struct net_device *net_dev)
|
|
|
|
{
|
2010-09-10 13:42:33 +07:00
|
|
|
int i;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Initialise common structures */
|
|
|
|
memset(efx, 0, sizeof(*efx));
|
|
|
|
spin_lock_init(&efx->biu_lock);
|
2009-11-29 22:10:44 +07:00
|
|
|
#ifdef CONFIG_SFC_MTD
|
|
|
|
INIT_LIST_HEAD(&efx->mtd_list);
|
|
|
|
#endif
|
2008-04-27 18:55:59 +07:00
|
|
|
INIT_WORK(&efx->reset_work, efx_reset_work);
|
|
|
|
INIT_DELAYED_WORK(&efx->monitor_work, efx_monitor);
|
2012-02-29 06:40:21 +07:00
|
|
|
INIT_DELAYED_WORK(&efx->selftest_work, efx_selftest_async_work);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->pci_dev = pci_dev;
|
2010-06-23 18:30:07 +07:00
|
|
|
efx->msg_enable = debug;
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->state = STATE_INIT;
|
|
|
|
strlcpy(efx->name, pci_name(pci_dev), sizeof(efx->name));
|
|
|
|
|
|
|
|
efx->net_dev = net_dev;
|
|
|
|
spin_lock_init(&efx->stats_lock);
|
|
|
|
mutex_init(&efx->mac_lock);
|
|
|
|
efx->phy_op = &efx_dummy_phy_operations;
|
2009-04-29 15:05:08 +07:00
|
|
|
efx->mdio.dev = net_dev;
|
2008-12-13 12:59:24 +07:00
|
|
|
INIT_WORK(&efx->mac_work, efx_mac_work);
|
2012-02-08 07:11:20 +07:00
|
|
|
init_waitqueue_head(&efx->flush_wq);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
for (i = 0; i < EFX_MAX_CHANNELS; i++) {
|
2010-09-10 13:42:33 +07:00
|
|
|
efx->channel[i] = efx_alloc_channel(efx, i, NULL);
|
|
|
|
if (!efx->channel[i])
|
|
|
|
goto fail;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
efx->type = type;
|
|
|
|
|
|
|
|
EFX_BUG_ON_PARANOID(efx->type->phys_addr_channels > EFX_MAX_CHANNELS);
|
|
|
|
|
|
|
|
/* Higher numbered interrupt modes are less capable! */
|
|
|
|
efx->interrupt_mode = max(efx->type->max_interrupt_mode,
|
|
|
|
interrupt_mode);
|
|
|
|
|
2008-12-27 04:44:39 +07:00
|
|
|
/* Would be good to use the net_dev name, but we're too early */
|
|
|
|
snprintf(efx->workqueue_name, sizeof(efx->workqueue_name), "sfc%s",
|
|
|
|
pci_name(pci_dev));
|
|
|
|
efx->workqueue = create_singlethread_workqueue(efx->workqueue_name);
|
2008-12-13 12:33:02 +07:00
|
|
|
if (!efx->workqueue)
|
2010-09-10 13:42:33 +07:00
|
|
|
goto fail;
|
2008-07-19 01:01:20 +07:00
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
2010-09-10 13:42:33 +07:00
|
|
|
|
|
|
|
fail:
|
|
|
|
efx_fini_struct(efx);
|
|
|
|
return -ENOMEM;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void efx_fini_struct(struct efx_nic *efx)
|
|
|
|
{
|
2010-09-10 13:41:57 +07:00
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < EFX_MAX_CHANNELS; i++)
|
|
|
|
kfree(efx->channel[i]);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
if (efx->workqueue) {
|
|
|
|
destroy_workqueue(efx->workqueue);
|
|
|
|
efx->workqueue = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* PCI interface
|
|
|
|
*
|
|
|
|
**************************************************************************/
|
|
|
|
|
|
|
|
/* Main body of final NIC shutdown code
|
|
|
|
* This is called only at module unload (or hotplug removal).
|
|
|
|
*/
|
|
|
|
static void efx_pci_remove_main(struct efx_nic *efx)
|
|
|
|
{
|
2011-01-05 07:50:41 +07:00
|
|
|
#ifdef CONFIG_RFS_ACCEL
|
|
|
|
free_irq_cpu_rmap(efx->net_dev->rx_cpu_rmap);
|
|
|
|
efx->net_dev->rx_cpu_rmap = NULL;
|
|
|
|
#endif
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_stop_interrupts(efx, false);
|
2009-11-29 10:43:56 +07:00
|
|
|
efx_nic_fini_interrupt(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_fini_port(efx);
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->fini(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_fini_napi(efx);
|
|
|
|
efx_remove_all(efx);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Final NIC shutdown
|
|
|
|
* This is called only at module unload (or hotplug removal).
|
|
|
|
*/
|
|
|
|
static void efx_pci_remove(struct pci_dev *pci_dev)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx;
|
|
|
|
|
|
|
|
efx = pci_get_drvdata(pci_dev);
|
|
|
|
if (!efx)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Mark the NIC as fini, then stop the interface */
|
|
|
|
rtnl_lock();
|
|
|
|
efx->state = STATE_FINI;
|
|
|
|
dev_close(efx->net_dev);
|
|
|
|
|
|
|
|
/* Allow any queued efx_resets() to complete */
|
|
|
|
rtnl_unlock();
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_stop_interrupts(efx, false);
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx_sriov_fini(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_unregister_netdev(efx);
|
|
|
|
|
2008-12-13 13:09:38 +07:00
|
|
|
efx_mtd_remove(efx);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Wait for any scheduled resets to complete. No more will be
|
|
|
|
* scheduled from this point because efx_stop_all() has been
|
|
|
|
* called, we are no longer registered with driverlink, and
|
|
|
|
* the net_device's have been removed. */
|
2008-12-13 12:33:02 +07:00
|
|
|
cancel_work_sync(&efx->reset_work);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_pci_remove_main(efx);
|
|
|
|
|
|
|
|
efx_fini_io(efx);
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "shutdown successful\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
efx_fini_struct(efx);
|
2012-04-05 06:22:19 +07:00
|
|
|
pci_set_drvdata(pci_dev, NULL);
|
2008-04-27 18:55:59 +07:00
|
|
|
free_netdev(efx->net_dev);
|
|
|
|
};
|
|
|
|
|
2012-03-05 22:35:39 +07:00
|
|
|
/* NIC VPD information
|
|
|
|
* Called during probe to display the part number of the
|
|
|
|
* installed NIC. VPD is potentially very large but this should
|
|
|
|
* always appear within the first 512 bytes.
|
|
|
|
*/
|
|
|
|
#define SFC_VPD_LEN 512
|
|
|
|
static void efx_print_product_vpd(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
struct pci_dev *dev = efx->pci_dev;
|
|
|
|
char vpd_data[SFC_VPD_LEN];
|
|
|
|
ssize_t vpd_size;
|
|
|
|
int i, j;
|
|
|
|
|
|
|
|
/* Get the vpd data from the device */
|
|
|
|
vpd_size = pci_read_vpd(dev, 0, sizeof(vpd_data), vpd_data);
|
|
|
|
if (vpd_size <= 0) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "Unable to read VPD\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Get the Read only section */
|
|
|
|
i = pci_vpd_find_tag(vpd_data, 0, vpd_size, PCI_VPD_LRDT_RO_DATA);
|
|
|
|
if (i < 0) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "VPD Read-only not found\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
j = pci_vpd_lrdt_size(&vpd_data[i]);
|
|
|
|
i += PCI_VPD_LRDT_TAG_SIZE;
|
|
|
|
if (i + j > vpd_size)
|
|
|
|
j = vpd_size - i;
|
|
|
|
|
|
|
|
/* Get the Part number */
|
|
|
|
i = pci_vpd_find_info_keyword(vpd_data, i, j, "PN");
|
|
|
|
if (i < 0) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "Part number not found\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
j = pci_vpd_info_field_size(&vpd_data[i]);
|
|
|
|
i += PCI_VPD_INFO_FLD_HDR_SIZE;
|
|
|
|
if (i + j > vpd_size) {
|
|
|
|
netif_err(efx, drv, efx->net_dev, "Incomplete part number\n");
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
netif_info(efx, drv, efx->net_dev,
|
|
|
|
"Part Number : %.*s\n", j, &vpd_data[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Main body of NIC initialisation
|
|
|
|
* This is called at module load (or hotplug insertion, theoretically).
|
|
|
|
*/
|
|
|
|
static int efx_pci_probe_main(struct efx_nic *efx)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
/* Do start-of-day initialisation */
|
|
|
|
rc = efx_probe_all(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail1;
|
|
|
|
|
2010-12-08 02:47:34 +07:00
|
|
|
efx_init_napi(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2009-11-29 10:42:31 +07:00
|
|
|
rc = efx->type->init(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to initialise NIC\n");
|
2009-11-23 23:05:12 +07:00
|
|
|
goto fail3;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
rc = efx_init_port(efx);
|
|
|
|
if (rc) {
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"failed to initialise port\n");
|
2009-11-23 23:05:12 +07:00
|
|
|
goto fail4;
|
2008-04-27 18:55:59 +07:00
|
|
|
}
|
|
|
|
|
2009-11-29 10:43:56 +07:00
|
|
|
rc = efx_nic_init_interrupt(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (rc)
|
2009-11-23 23:05:12 +07:00
|
|
|
goto fail5;
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_start_interrupts(efx, false);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
2009-11-23 23:05:12 +07:00
|
|
|
fail5:
|
2008-04-27 18:55:59 +07:00
|
|
|
efx_fini_port(efx);
|
|
|
|
fail4:
|
2009-11-29 10:42:31 +07:00
|
|
|
efx->type->fini(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
fail3:
|
|
|
|
efx_fini_napi(efx);
|
|
|
|
efx_remove_all(efx);
|
|
|
|
fail1:
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* NIC initialisation
|
|
|
|
*
|
|
|
|
* This is called at module load (or hotplug insertion,
|
2012-01-10 02:47:08 +07:00
|
|
|
* theoretically). It sets up PCI mappings, resets the NIC,
|
2008-04-27 18:55:59 +07:00
|
|
|
* sets up and registers the network devices with the kernel and hooks
|
|
|
|
* the interrupt service routine. It does not prepare the device for
|
|
|
|
* transmission; this is left to the first time one of the network
|
|
|
|
* interfaces is brought up (i.e. efx_net_open).
|
|
|
|
*/
|
|
|
|
static int __devinit efx_pci_probe(struct pci_dev *pci_dev,
|
|
|
|
const struct pci_device_id *entry)
|
|
|
|
{
|
2011-04-14 12:50:12 +07:00
|
|
|
const struct efx_nic_type *type = (const struct efx_nic_type *) entry->driver_data;
|
2008-04-27 18:55:59 +07:00
|
|
|
struct net_device *net_dev;
|
|
|
|
struct efx_nic *efx;
|
2011-11-19 07:35:47 +07:00
|
|
|
int rc;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
/* Allocate and initialise a struct net_device and struct efx_nic */
|
2011-01-11 04:18:20 +07:00
|
|
|
net_dev = alloc_etherdev_mqs(sizeof(*efx), EFX_MAX_CORE_TX_QUEUES,
|
|
|
|
EFX_MAX_RX_QUEUES);
|
2008-04-27 18:55:59 +07:00
|
|
|
if (!net_dev)
|
|
|
|
return -ENOMEM;
|
2009-11-29 22:11:02 +07:00
|
|
|
net_dev->features |= (type->offload_features | NETIF_F_SG |
|
2009-05-20 06:19:08 +07:00
|
|
|
NETIF_F_HIGHDMA | NETIF_F_TSO |
|
2011-04-05 21:00:02 +07:00
|
|
|
NETIF_F_RXCSUM);
|
2009-11-29 22:16:05 +07:00
|
|
|
if (type->offload_features & NETIF_F_V6_CSUM)
|
|
|
|
net_dev->features |= NETIF_F_TSO6;
|
2008-09-01 18:46:54 +07:00
|
|
|
/* Mask for features that also apply to VLAN devices */
|
|
|
|
net_dev->vlan_features |= (NETIF_F_ALL_CSUM | NETIF_F_SG |
|
2011-04-05 21:00:02 +07:00
|
|
|
NETIF_F_HIGHDMA | NETIF_F_ALL_TSO |
|
|
|
|
NETIF_F_RXCSUM);
|
|
|
|
/* All offloads can be toggled */
|
|
|
|
net_dev->hw_features = net_dev->features & ~NETIF_F_HIGHDMA;
|
2008-09-01 18:43:14 +07:00
|
|
|
efx = netdev_priv(net_dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
pci_set_drvdata(pci_dev, efx);
|
2010-06-23 18:30:07 +07:00
|
|
|
SET_NETDEV_DEV(net_dev, &pci_dev->dev);
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = efx_init_struct(efx, type, pci_dev, net_dev);
|
|
|
|
if (rc)
|
|
|
|
goto fail1;
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_info(efx, probe, efx->net_dev,
|
2011-07-13 22:21:24 +07:00
|
|
|
"Solarflare NIC detected\n");
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2012-03-05 22:35:39 +07:00
|
|
|
efx_print_product_vpd(efx);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
/* Set up basic I/O (BAR mappings etc) */
|
|
|
|
rc = efx_init_io(efx);
|
|
|
|
if (rc)
|
|
|
|
goto fail2;
|
|
|
|
|
2011-11-19 07:35:47 +07:00
|
|
|
rc = efx_pci_probe_main(efx);
|
2008-12-13 13:08:16 +07:00
|
|
|
|
2011-11-19 07:35:47 +07:00
|
|
|
/* Serialise against efx_reset(). No more resets will be
|
|
|
|
* scheduled since efx_stop_all() has been called, and we have
|
|
|
|
* not and never have been registered.
|
|
|
|
*/
|
|
|
|
cancel_work_sync(&efx->reset_work);
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-11-19 07:35:47 +07:00
|
|
|
if (rc)
|
|
|
|
goto fail3;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
2011-11-19 07:35:47 +07:00
|
|
|
/* If there was a scheduled reset during probe, the NIC is
|
|
|
|
* probably hosed anyway.
|
|
|
|
*/
|
|
|
|
if (efx->reset_pending) {
|
|
|
|
rc = -EIO;
|
2008-04-27 18:55:59 +07:00
|
|
|
goto fail4;
|
|
|
|
}
|
|
|
|
|
2009-11-25 23:11:35 +07:00
|
|
|
/* Switch to the running state before we expose the device to the OS,
|
|
|
|
* so that dev_open()|efx_start_all() will actually start the device */
|
2008-04-27 18:55:59 +07:00
|
|
|
efx->state = STATE_RUNNING;
|
2008-12-13 13:09:38 +07:00
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
rc = efx_register_netdev(efx);
|
|
|
|
if (rc)
|
2011-11-19 07:35:47 +07:00
|
|
|
goto fail4;
|
2008-04-27 18:55:59 +07:00
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
rc = efx_sriov_init(efx);
|
|
|
|
if (rc)
|
|
|
|
netif_err(efx, probe, efx->net_dev,
|
|
|
|
"SR-IOV can't be enabled rc %d\n", rc);
|
|
|
|
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, probe, efx->net_dev, "initialisation successful\n");
|
2009-10-23 15:33:09 +07:00
|
|
|
|
2012-01-28 00:23:58 +07:00
|
|
|
/* Try to create MTDs, but allow this to fail */
|
2009-10-23 15:33:09 +07:00
|
|
|
rtnl_lock();
|
2012-01-28 00:23:58 +07:00
|
|
|
rc = efx_mtd_probe(efx);
|
2009-10-23 15:33:09 +07:00
|
|
|
rtnl_unlock();
|
2012-01-28 00:23:58 +07:00
|
|
|
if (rc)
|
|
|
|
netif_warn(efx, probe, efx->net_dev,
|
|
|
|
"failed to create MTDs (%d)\n", rc);
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail4:
|
2011-11-19 07:35:47 +07:00
|
|
|
efx_pci_remove_main(efx);
|
2008-04-27 18:55:59 +07:00
|
|
|
fail3:
|
|
|
|
efx_fini_io(efx);
|
|
|
|
fail2:
|
|
|
|
efx_fini_struct(efx);
|
|
|
|
fail1:
|
2012-04-05 06:22:19 +07:00
|
|
|
pci_set_drvdata(pci_dev, NULL);
|
2010-02-13 03:32:27 +07:00
|
|
|
WARN_ON(rc > 0);
|
2010-06-23 18:30:07 +07:00
|
|
|
netif_dbg(efx, drv, efx->net_dev, "initialisation failed. rc=%d\n", rc);
|
2008-04-27 18:55:59 +07:00
|
|
|
free_netdev(net_dev);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2009-11-29 10:43:07 +07:00
|
|
|
static int efx_pm_freeze(struct device *dev)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev));
|
|
|
|
|
|
|
|
efx->state = STATE_FINI;
|
|
|
|
|
|
|
|
netif_device_detach(efx->net_dev);
|
|
|
|
|
|
|
|
efx_stop_all(efx);
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_stop_interrupts(efx, false);
|
2009-11-29 10:43:07 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_pm_thaw(struct device *dev)
|
|
|
|
{
|
|
|
|
struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev));
|
|
|
|
|
|
|
|
efx->state = STATE_INIT;
|
|
|
|
|
2012-02-14 06:45:02 +07:00
|
|
|
efx_start_interrupts(efx, false);
|
2009-11-29 10:43:07 +07:00
|
|
|
|
|
|
|
mutex_lock(&efx->mac_lock);
|
|
|
|
efx->phy_op->reconfigure(efx);
|
|
|
|
mutex_unlock(&efx->mac_lock);
|
|
|
|
|
|
|
|
efx_start_all(efx);
|
|
|
|
|
|
|
|
netif_device_attach(efx->net_dev);
|
|
|
|
|
|
|
|
efx->state = STATE_RUNNING;
|
|
|
|
|
|
|
|
efx->type->resume_wol(efx);
|
|
|
|
|
2010-06-01 18:17:24 +07:00
|
|
|
/* Reschedule any quenched resets scheduled during efx_pm_freeze() */
|
|
|
|
queue_work(reset_workqueue, &efx->reset_work);
|
|
|
|
|
2009-11-29 10:43:07 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_pm_poweroff(struct device *dev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pci_dev = to_pci_dev(dev);
|
|
|
|
struct efx_nic *efx = pci_get_drvdata(pci_dev);
|
|
|
|
|
|
|
|
efx->type->fini(efx);
|
|
|
|
|
2011-06-25 02:46:31 +07:00
|
|
|
efx->reset_pending = 0;
|
2009-11-29 10:43:07 +07:00
|
|
|
|
|
|
|
pci_save_state(pci_dev);
|
|
|
|
return pci_set_power_state(pci_dev, PCI_D3hot);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Used for both resume and restore */
|
|
|
|
static int efx_pm_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pci_dev = to_pci_dev(dev);
|
|
|
|
struct efx_nic *efx = pci_get_drvdata(pci_dev);
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
rc = pci_set_power_state(pci_dev, PCI_D0);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
pci_restore_state(pci_dev);
|
|
|
|
rc = pci_enable_device(pci_dev);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
pci_set_master(efx->pci_dev);
|
|
|
|
rc = efx->type->reset(efx, RESET_TYPE_ALL);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
rc = efx->type->init(efx);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
efx_pm_thaw(dev);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int efx_pm_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
efx_pm_freeze(dev);
|
|
|
|
rc = efx_pm_poweroff(dev);
|
|
|
|
if (rc)
|
|
|
|
efx_pm_resume(dev);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2012-01-06 02:05:20 +07:00
|
|
|
static const struct dev_pm_ops efx_pm_ops = {
|
2009-11-29 10:43:07 +07:00
|
|
|
.suspend = efx_pm_suspend,
|
|
|
|
.resume = efx_pm_resume,
|
|
|
|
.freeze = efx_pm_freeze,
|
|
|
|
.thaw = efx_pm_thaw,
|
|
|
|
.poweroff = efx_pm_poweroff,
|
|
|
|
.restore = efx_pm_resume,
|
|
|
|
};
|
|
|
|
|
2008-04-27 18:55:59 +07:00
|
|
|
static struct pci_driver efx_pci_driver = {
|
2010-06-23 18:30:26 +07:00
|
|
|
.name = KBUILD_MODNAME,
|
2008-04-27 18:55:59 +07:00
|
|
|
.id_table = efx_pci_table,
|
|
|
|
.probe = efx_pci_probe,
|
|
|
|
.remove = efx_pci_remove,
|
2009-11-29 10:43:07 +07:00
|
|
|
.driver.pm = &efx_pm_ops,
|
2008-04-27 18:55:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
*
|
|
|
|
* Kernel module interface
|
|
|
|
*
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
module_param(interrupt_mode, uint, 0444);
|
|
|
|
MODULE_PARM_DESC(interrupt_mode,
|
|
|
|
"Interrupt mode (0=>MSIX 1=>MSI 2=>legacy)");
|
|
|
|
|
|
|
|
static int __init efx_init_module(void)
|
|
|
|
{
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
printk(KERN_INFO "Solarflare NET driver v" EFX_DRIVER_VERSION "\n");
|
|
|
|
|
|
|
|
rc = register_netdevice_notifier(&efx_netdev_notifier);
|
|
|
|
if (rc)
|
|
|
|
goto err_notifier;
|
|
|
|
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
rc = efx_init_sriov();
|
|
|
|
if (rc)
|
|
|
|
goto err_sriov;
|
|
|
|
|
2008-12-13 12:33:02 +07:00
|
|
|
reset_workqueue = create_singlethread_workqueue("sfc_reset");
|
|
|
|
if (!reset_workqueue) {
|
|
|
|
rc = -ENOMEM;
|
|
|
|
goto err_reset;
|
|
|
|
}
|
2008-04-27 18:55:59 +07:00
|
|
|
|
|
|
|
rc = pci_register_driver(&efx_pci_driver);
|
|
|
|
if (rc < 0)
|
|
|
|
goto err_pci;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_pci:
|
2008-12-13 12:33:02 +07:00
|
|
|
destroy_workqueue(reset_workqueue);
|
|
|
|
err_reset:
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx_fini_sriov();
|
|
|
|
err_sriov:
|
2008-04-27 18:55:59 +07:00
|
|
|
unregister_netdevice_notifier(&efx_netdev_notifier);
|
|
|
|
err_notifier:
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit efx_exit_module(void)
|
|
|
|
{
|
|
|
|
printk(KERN_INFO "Solarflare NET driver unloading\n");
|
|
|
|
|
|
|
|
pci_unregister_driver(&efx_pci_driver);
|
2008-12-13 12:33:02 +07:00
|
|
|
destroy_workqueue(reset_workqueue);
|
sfc: Add SR-IOV back-end support for SFC9000 family
On the SFC9000 family, each port has 1024 Virtual Interfaces (VIs),
each with an RX queue, a TX queue, an event queue and a mailbox
register. These may be assigned to up to 127 SR-IOV virtual functions
per port, with up to 64 VIs per VF.
We allocate an extra channel (IRQ and event queue only) to receive
requests from VF drivers.
There is a per-port limit of 4 concurrent RX queue flushes, and queue
flushes may be initiated by the MC in response to a Function Level
Reset (FLR) of a VF. Therefore, when SR-IOV is in use, we submit all
flush requests via the MC.
The RSS indirection table is shared with VFs, so the number of RX
queues used in the PF is limited to the number of VIs per VF.
This is almost entirely the work of Steve Hodgson, formerly
shodgson@solarflare.com.
Signed-off-by: Ben Hutchings <bhutchings@solarflare.com>
2012-02-14 07:48:07 +07:00
|
|
|
efx_fini_sriov();
|
2008-04-27 18:55:59 +07:00
|
|
|
unregister_netdevice_notifier(&efx_netdev_notifier);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(efx_init_module);
|
|
|
|
module_exit(efx_exit_module);
|
|
|
|
|
2009-11-29 22:16:19 +07:00
|
|
|
MODULE_AUTHOR("Solarflare Communications and "
|
|
|
|
"Michael Brown <mbrown@fensystems.co.uk>");
|
2008-04-27 18:55:59 +07:00
|
|
|
MODULE_DESCRIPTION("Solarflare Communications network driver");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, efx_pci_table);
|