2008-04-17 11:28:09 +07:00
|
|
|
/*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
|
|
|
*
|
|
|
|
|
* Copyright IBM Corp. 2008
|
|
|
|
|
*
|
|
|
|
|
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __POWERPC_KVM_ASM_H__
|
|
|
|
|
#define __POWERPC_KVM_ASM_H__
|
|
|
|
|
|
2012-04-25 18:48:54 +07:00
|
|
|
#ifdef __ASSEMBLY__
|
2012-04-25 08:26:43 +07:00
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
|
#define PPC_STD(sreg, offset, areg) std sreg, (offset)(areg)
|
|
|
|
|
#define PPC_LD(treg, offset, areg) ld treg, (offset)(areg)
|
|
|
|
|
#else
|
|
|
|
|
#define PPC_STD(sreg, offset, areg) stw sreg, (offset+4)(areg)
|
|
|
|
|
#define PPC_LD(treg, offset, areg) lwz treg, (offset+4)(areg)
|
|
|
|
|
#endif
|
2012-04-25 18:48:54 +07:00
|
|
|
#endif
|
2012-04-25 08:26:43 +07:00
|
|
|
|
2008-04-17 11:28:09 +07:00
|
|
|
/* IVPR must be 64KiB-aligned. */
|
|
|
|
|
#define VCPU_SIZE_ORDER 4
|
|
|
|
|
#define VCPU_SIZE_LOG (VCPU_SIZE_ORDER + 12)
|
|
|
|
|
#define VCPU_SIZE_BYTES (1<<VCPU_SIZE_LOG)
|
|
|
|
|
|
|
|
|
|
#define BOOKE_INTERRUPT_CRITICAL 0
|
|
|
|
|
#define BOOKE_INTERRUPT_MACHINE_CHECK 1
|
|
|
|
|
#define BOOKE_INTERRUPT_DATA_STORAGE 2
|
|
|
|
|
#define BOOKE_INTERRUPT_INST_STORAGE 3
|
|
|
|
|
#define BOOKE_INTERRUPT_EXTERNAL 4
|
|
|
|
|
#define BOOKE_INTERRUPT_ALIGNMENT 5
|
|
|
|
|
#define BOOKE_INTERRUPT_PROGRAM 6
|
|
|
|
|
#define BOOKE_INTERRUPT_FP_UNAVAIL 7
|
|
|
|
|
#define BOOKE_INTERRUPT_SYSCALL 8
|
|
|
|
|
#define BOOKE_INTERRUPT_AP_UNAVAIL 9
|
|
|
|
|
#define BOOKE_INTERRUPT_DECREMENTER 10
|
|
|
|
|
#define BOOKE_INTERRUPT_FIT 11
|
|
|
|
|
#define BOOKE_INTERRUPT_WATCHDOG 12
|
|
|
|
|
#define BOOKE_INTERRUPT_DTLB_MISS 13
|
|
|
|
|
#define BOOKE_INTERRUPT_ITLB_MISS 14
|
|
|
|
|
#define BOOKE_INTERRUPT_DEBUG 15
|
2009-01-04 05:23:13 +07:00
|
|
|
|
|
|
|
|
/* E500 */
|
2014-09-01 17:17:43 +07:00
|
|
|
#ifdef CONFIG_SPE_POSSIBLE
|
|
|
|
|
#define BOOKE_INTERRUPT_SPE_UNAVAIL 32
|
|
|
|
|
#define BOOKE_INTERRUPT_SPE_FP_DATA 33
|
2009-01-04 05:23:13 +07:00
|
|
|
#define BOOKE_INTERRUPT_SPE_FP_ROUND 34
|
2014-09-01 17:17:43 +07:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PPC_E500MC
|
|
|
|
|
#define BOOKE_INTERRUPT_ALTIVEC_UNAVAIL 32
|
|
|
|
|
#define BOOKE_INTERRUPT_ALTIVEC_ASSIST 33
|
|
|
|
|
#endif
|
|
|
|
|
|
2009-01-04 05:23:13 +07:00
|
|
|
#define BOOKE_INTERRUPT_PERFORMANCE_MONITOR 35
|
2011-12-20 22:34:43 +07:00
|
|
|
#define BOOKE_INTERRUPT_DOORBELL 36
|
|
|
|
|
#define BOOKE_INTERRUPT_DOORBELL_CRITICAL 37
|
|
|
|
|
|
|
|
|
|
/* booke_hv */
|
|
|
|
|
#define BOOKE_INTERRUPT_GUEST_DBELL 38
|
|
|
|
|
#define BOOKE_INTERRUPT_GUEST_DBELL_CRIT 39
|
|
|
|
|
#define BOOKE_INTERRUPT_HV_SYSCALL 40
|
|
|
|
|
#define BOOKE_INTERRUPT_HV_PRIV 41
|
2013-08-08 19:56:09 +07:00
|
|
|
#define BOOKE_INTERRUPT_LRAT_ERROR 42
|
2008-04-17 11:28:09 +07:00
|
|
|
|
2009-10-30 12:47:03 +07:00
|
|
|
/* book3s */
|
|
|
|
|
|
|
|
|
|
#define BOOK3S_INTERRUPT_SYSTEM_RESET 0x100
|
|
|
|
|
#define BOOK3S_INTERRUPT_MACHINE_CHECK 0x200
|
|
|
|
|
#define BOOK3S_INTERRUPT_DATA_STORAGE 0x300
|
|
|
|
|
#define BOOK3S_INTERRUPT_DATA_SEGMENT 0x380
|
|
|
|
|
#define BOOK3S_INTERRUPT_INST_STORAGE 0x400
|
|
|
|
|
#define BOOK3S_INTERRUPT_INST_SEGMENT 0x480
|
|
|
|
|
#define BOOK3S_INTERRUPT_EXTERNAL 0x500
|
2010-08-30 15:44:15 +07:00
|
|
|
#define BOOK3S_INTERRUPT_EXTERNAL_LEVEL 0x501
|
2011-04-05 11:20:31 +07:00
|
|
|
#define BOOK3S_INTERRUPT_EXTERNAL_HV 0x502
|
2009-10-30 12:47:03 +07:00
|
|
|
#define BOOK3S_INTERRUPT_ALIGNMENT 0x600
|
|
|
|
|
#define BOOK3S_INTERRUPT_PROGRAM 0x700
|
|
|
|
|
#define BOOK3S_INTERRUPT_FP_UNAVAIL 0x800
|
|
|
|
|
#define BOOK3S_INTERRUPT_DECREMENTER 0x900
|
KVM: PPC: Add support for Book3S processors in hypervisor mode
This adds support for KVM running on 64-bit Book 3S processors,
specifically POWER7, in hypervisor mode. Using hypervisor mode means
that the guest can use the processor's supervisor mode. That means
that the guest can execute privileged instructions and access privileged
registers itself without trapping to the host. This gives excellent
performance, but does mean that KVM cannot emulate a processor
architecture other than the one that the hardware implements.
This code assumes that the guest is running paravirtualized using the
PAPR (Power Architecture Platform Requirements) interface, which is the
interface that IBM's PowerVM hypervisor uses. That means that existing
Linux distributions that run on IBM pSeries machines will also run
under KVM without modification. In order to communicate the PAPR
hypercalls to qemu, this adds a new KVM_EXIT_PAPR_HCALL exit code
to include/linux/kvm.h.
Currently the choice between book3s_hv support and book3s_pr support
(i.e. the existing code, which runs the guest in user mode) has to be
made at kernel configuration time, so a given kernel binary can only
do one or the other.
This new book3s_hv code doesn't support MMIO emulation at present.
Since we are running paravirtualized guests, this isn't a serious
restriction.
With the guest running in supervisor mode, most exceptions go straight
to the guest. We will never get data or instruction storage or segment
interrupts, alignment interrupts, decrementer interrupts, program
interrupts, single-step interrupts, etc., coming to the hypervisor from
the guest. Therefore this introduces a new KVMTEST_NONHV macro for the
exception entry path so that we don't have to do the KVM test on entry
to those exception handlers.
We do however get hypervisor decrementer, hypervisor data storage,
hypervisor instruction storage, and hypervisor emulation assist
interrupts, so we have to handle those.
In hypervisor mode, real-mode accesses can access all of RAM, not just
a limited amount. Therefore we put all the guest state in the vcpu.arch
and use the shadow_vcpu in the PACA only for temporary scratch space.
We allocate the vcpu with kzalloc rather than vzalloc, and we don't use
anything in the kvmppc_vcpu_book3s struct, so we don't allocate it.
We don't have a shared page with the guest, but we still need a
kvm_vcpu_arch_shared struct to store the values of various registers,
so we include one in the vcpu_arch struct.
The POWER7 processor has a restriction that all threads in a core have
to be in the same partition. MMU-on kernel code counts as a partition
(partition 0), so we have to do a partition switch on every entry to and
exit from the guest. At present we require the host and guest to run
in single-thread mode because of this hardware restriction.
This code allocates a hashed page table for the guest and initializes
it with HPTEs for the guest's Virtual Real Memory Area (VRMA). We
require that the guest memory is allocated using 16MB huge pages, in
order to simplify the low-level memory management. This also means that
we can get away without tracking paging activity in the host for now,
since huge pages can't be paged or swapped.
This also adds a few new exports needed by the book3s_hv code.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2011-06-29 07:21:34 +07:00
|
|
|
#define BOOK3S_INTERRUPT_HV_DECREMENTER 0x980
|
KVM: PPC: Book3S PR: Cope with doorbell interrupts
When the PR host is running on a POWER8 machine in POWER8 mode, it
will use doorbell interrupts for IPIs. If one of them arrives while
we are in the guest, we pop out of the guest with trap number 0xA00,
which isn't handled by kvmppc_handle_exit_pr, leading to the following
BUG_ON:
[ 331.436215] exit_nr=0xa00 | pc=0x1d2c | msr=0x800000000000d032
[ 331.437522] ------------[ cut here ]------------
[ 331.438296] kernel BUG at arch/powerpc/kvm/book3s_pr.c:982!
[ 331.439063] Oops: Exception in kernel mode, sig: 5 [#2]
[ 331.439819] SMP NR_CPUS=1024 NUMA pSeries
[ 331.440552] Modules linked in: tun nf_conntrack_netbios_ns nf_conntrack_broadcast ipt_MASQUERADE ip6t_REJECT xt_conntrack ebtable_nat ebtable_broute bridge stp llc ebtable_filter ebtables ip6table_nat nf_conntrack_ipv6 nf_defrag_ipv6 nf_nat_ipv6 ip6table_mangle ip6table_security ip6table_raw ip6table_filter ip6_tables iptable_nat nf_conntrack_ipv4 nf_defrag_ipv4 nf_nat_ipv4 nf_nat nf_conntrack iptable_mangle iptable_security iptable_raw virtio_net kvm binfmt_misc ibmvscsi scsi_transport_srp scsi_tgt virtio_blk
[ 331.447614] CPU: 11 PID: 1296 Comm: qemu-system-ppc Tainted: G D 3.11.7-200.2.fc19.ppc64p7 #1
[ 331.448920] task: c0000003bdc8c000 ti: c0000003bd32c000 task.ti: c0000003bd32c000
[ 331.450088] NIP: d0000000025d6b9c LR: d0000000025d6b98 CTR: c0000000004cfdd0
[ 331.451042] REGS: c0000003bd32f420 TRAP: 0700 Tainted: G D (3.11.7-200.2.fc19.ppc64p7)
[ 331.452331] MSR: 800000000282b032 <SF,VEC,VSX,EE,FP,ME,IR,DR,RI> CR: 28004824 XER: 20000000
[ 331.454616] SOFTE: 1
[ 331.455106] CFAR: c000000000848bb8
[ 331.455726]
GPR00: d0000000025d6b98 c0000003bd32f6a0 d0000000026017b8 0000000000000032
GPR04: c0000000018627f8 c000000001873208 320d0a3030303030 3030303030643033
GPR08: c000000000c490a8 0000000000000000 0000000000000000 0000000000000002
GPR12: 0000000028004822 c00000000fdc6300 0000000000000000 00000100076ec310
GPR16: 000000002ae343b8 00003ffffd397398 0000000000000000 0000000000000000
GPR20: 00000100076f16f4 00000100076ebe60 0000000000000008 ffffffffffffffff
GPR24: 0000000000000000 0000008001041e60 0000000000000000 0000008001040ce8
GPR28: c0000003a2d80000 0000000000000a00 0000000000000001 c0000003a2681810
[ 331.466504] NIP [d0000000025d6b9c] .kvmppc_handle_exit_pr+0x75c/0xa80 [kvm]
[ 331.466999] LR [d0000000025d6b98] .kvmppc_handle_exit_pr+0x758/0xa80 [kvm]
[ 331.467517] Call Trace:
[ 331.467909] [c0000003bd32f6a0] [d0000000025d6b98] .kvmppc_handle_exit_pr+0x758/0xa80 [kvm] (unreliable)
[ 331.468553] [c0000003bd32f750] [d0000000025d98f0] kvm_start_lightweight+0xb4/0xc4 [kvm]
[ 331.469189] [c0000003bd32f920] [d0000000025d7648] .kvmppc_vcpu_run_pr+0xd8/0x270 [kvm]
[ 331.469838] [c0000003bd32f9c0] [d0000000025cf748] .kvmppc_vcpu_run+0xc8/0xf0 [kvm]
[ 331.470790] [c0000003bd32fa50] [d0000000025cc19c] .kvm_arch_vcpu_ioctl_run+0x5c/0x1b0 [kvm]
[ 331.471401] [c0000003bd32fae0] [d0000000025c4888] .kvm_vcpu_ioctl+0x478/0x730 [kvm]
[ 331.472026] [c0000003bd32fc90] [c00000000026192c] .do_vfs_ioctl+0x4dc/0x7a0
[ 331.472561] [c0000003bd32fd80] [c000000000261cc4] .SyS_ioctl+0xd4/0xf0
[ 331.473095] [c0000003bd32fe30] [c000000000009ed8] syscall_exit+0x0/0x98
[ 331.473633] Instruction dump:
[ 331.473766] 4bfff9b4 2b9d0800 419efc18 60000000 60420000 3d220000 e8bf11a0 e8df12a8
[ 331.474733] 7fa4eb78 e8698660 48015165 e8410028 <0fe00000> 813f00e4 3ba00000 39290001
[ 331.475386] ---[ end trace 49fc47d994c1f8f2 ]---
[ 331.479817]
This fixes the problem by making kvmppc_handle_exit_pr() recognize the
interrupt. We also need to jump to the doorbell interrupt handler in
book3s_segment.S to handle the interrupt on the way out of the guest.
Having done that, there's nothing further to be done in
kvmppc_handle_exit_pr().
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-01-08 17:25:36 +07:00
|
|
|
#define BOOK3S_INTERRUPT_DOORBELL 0xa00
|
2009-10-30 12:47:03 +07:00
|
|
|
#define BOOK3S_INTERRUPT_SYSCALL 0xc00
|
|
|
|
|
#define BOOK3S_INTERRUPT_TRACE 0xd00
|
KVM: PPC: Add support for Book3S processors in hypervisor mode
This adds support for KVM running on 64-bit Book 3S processors,
specifically POWER7, in hypervisor mode. Using hypervisor mode means
that the guest can use the processor's supervisor mode. That means
that the guest can execute privileged instructions and access privileged
registers itself without trapping to the host. This gives excellent
performance, but does mean that KVM cannot emulate a processor
architecture other than the one that the hardware implements.
This code assumes that the guest is running paravirtualized using the
PAPR (Power Architecture Platform Requirements) interface, which is the
interface that IBM's PowerVM hypervisor uses. That means that existing
Linux distributions that run on IBM pSeries machines will also run
under KVM without modification. In order to communicate the PAPR
hypercalls to qemu, this adds a new KVM_EXIT_PAPR_HCALL exit code
to include/linux/kvm.h.
Currently the choice between book3s_hv support and book3s_pr support
(i.e. the existing code, which runs the guest in user mode) has to be
made at kernel configuration time, so a given kernel binary can only
do one or the other.
This new book3s_hv code doesn't support MMIO emulation at present.
Since we are running paravirtualized guests, this isn't a serious
restriction.
With the guest running in supervisor mode, most exceptions go straight
to the guest. We will never get data or instruction storage or segment
interrupts, alignment interrupts, decrementer interrupts, program
interrupts, single-step interrupts, etc., coming to the hypervisor from
the guest. Therefore this introduces a new KVMTEST_NONHV macro for the
exception entry path so that we don't have to do the KVM test on entry
to those exception handlers.
We do however get hypervisor decrementer, hypervisor data storage,
hypervisor instruction storage, and hypervisor emulation assist
interrupts, so we have to handle those.
In hypervisor mode, real-mode accesses can access all of RAM, not just
a limited amount. Therefore we put all the guest state in the vcpu.arch
and use the shadow_vcpu in the PACA only for temporary scratch space.
We allocate the vcpu with kzalloc rather than vzalloc, and we don't use
anything in the kvmppc_vcpu_book3s struct, so we don't allocate it.
We don't have a shared page with the guest, but we still need a
kvm_vcpu_arch_shared struct to store the values of various registers,
so we include one in the vcpu_arch struct.
The POWER7 processor has a restriction that all threads in a core have
to be in the same partition. MMU-on kernel code counts as a partition
(partition 0), so we have to do a partition switch on every entry to and
exit from the guest. At present we require the host and guest to run
in single-thread mode because of this hardware restriction.
This code allocates a hashed page table for the guest and initializes
it with HPTEs for the guest's Virtual Real Memory Area (VRMA). We
require that the guest memory is allocated using 16MB huge pages, in
order to simplify the low-level memory management. This also means that
we can get away without tracking paging activity in the host for now,
since huge pages can't be paged or swapped.
This also adds a few new exports needed by the book3s_hv code.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2011-06-29 07:21:34 +07:00
|
|
|
#define BOOK3S_INTERRUPT_H_DATA_STORAGE 0xe00
|
|
|
|
|
#define BOOK3S_INTERRUPT_H_INST_STORAGE 0xe20
|
|
|
|
|
#define BOOK3S_INTERRUPT_H_EMUL_ASSIST 0xe40
|
2014-07-29 20:10:01 +07:00
|
|
|
#define BOOK3S_INTERRUPT_HMI 0xe60
|
2014-01-08 17:25:28 +07:00
|
|
|
#define BOOK3S_INTERRUPT_H_DOORBELL 0xe80
|
2009-10-30 12:47:03 +07:00
|
|
|
#define BOOK3S_INTERRUPT_PERFMON 0xf00
|
|
|
|
|
#define BOOK3S_INTERRUPT_ALTIVEC 0xf20
|
|
|
|
|
#define BOOK3S_INTERRUPT_VSX 0xf40
|
2014-04-29 21:48:44 +07:00
|
|
|
#define BOOK3S_INTERRUPT_FAC_UNAVAIL 0xf60
|
2014-01-08 17:25:23 +07:00
|
|
|
#define BOOK3S_INTERRUPT_H_FAC_UNAVAIL 0xf80
|
2009-10-30 12:47:03 +07:00
|
|
|
|
|
|
|
|
#define BOOK3S_IRQPRIO_SYSTEM_RESET 0
|
|
|
|
|
#define BOOK3S_IRQPRIO_DATA_SEGMENT 1
|
|
|
|
|
#define BOOK3S_IRQPRIO_INST_SEGMENT 2
|
|
|
|
|
#define BOOK3S_IRQPRIO_DATA_STORAGE 3
|
|
|
|
|
#define BOOK3S_IRQPRIO_INST_STORAGE 4
|
|
|
|
|
#define BOOK3S_IRQPRIO_ALIGNMENT 5
|
|
|
|
|
#define BOOK3S_IRQPRIO_PROGRAM 6
|
|
|
|
|
#define BOOK3S_IRQPRIO_FP_UNAVAIL 7
|
|
|
|
|
#define BOOK3S_IRQPRIO_ALTIVEC 8
|
|
|
|
|
#define BOOK3S_IRQPRIO_VSX 9
|
2014-04-29 21:48:44 +07:00
|
|
|
#define BOOK3S_IRQPRIO_FAC_UNAVAIL 10
|
|
|
|
|
#define BOOK3S_IRQPRIO_SYSCALL 11
|
|
|
|
|
#define BOOK3S_IRQPRIO_MACHINE_CHECK 12
|
|
|
|
|
#define BOOK3S_IRQPRIO_DEBUG 13
|
|
|
|
|
#define BOOK3S_IRQPRIO_EXTERNAL 14
|
|
|
|
|
#define BOOK3S_IRQPRIO_DECREMENTER 15
|
|
|
|
|
#define BOOK3S_IRQPRIO_PERFORMANCE_MONITOR 16
|
|
|
|
|
#define BOOK3S_IRQPRIO_EXTERNAL_LEVEL 17
|
|
|
|
|
#define BOOK3S_IRQPRIO_MAX 18
|
2009-10-30 12:47:03 +07:00
|
|
|
|
|
|
|
|
#define BOOK3S_HFLAG_DCBZ32 0x1
|
2009-11-30 10:02:02 +07:00
|
|
|
#define BOOK3S_HFLAG_SLB 0x2
|
2010-02-19 17:00:32 +07:00
|
|
|
#define BOOK3S_HFLAG_PAIRED_SINGLE 0x4
|
2010-04-20 07:49:54 +07:00
|
|
|
#define BOOK3S_HFLAG_NATIVE_PS 0x8
|
2013-09-20 11:52:44 +07:00
|
|
|
#define BOOK3S_HFLAG_MULTI_PGSIZE 0x10
|
|
|
|
|
#define BOOK3S_HFLAG_NEW_TLBIE 0x20
|
2014-07-11 07:58:58 +07:00
|
|
|
#define BOOK3S_HFLAG_SPLIT_HACK 0x40
|
2009-10-30 12:47:03 +07:00
|
|
|
|
2008-04-17 11:28:09 +07:00
|
|
|
#define RESUME_FLAG_NV (1<<0) /* Reload guest nonvolatile state? */
|
|
|
|
|
#define RESUME_FLAG_HOST (1<<1) /* Resume host? */
|
2012-10-15 08:16:48 +07:00
|
|
|
#define RESUME_FLAG_ARCH1 (1<<2)
|
2008-04-17 11:28:09 +07:00
|
|
|
|
|
|
|
|
#define RESUME_GUEST 0
|
|
|
|
|
#define RESUME_GUEST_NV RESUME_FLAG_NV
|
|
|
|
|
#define RESUME_HOST RESUME_FLAG_HOST
|
|
|
|
|
#define RESUME_HOST_NV (RESUME_FLAG_HOST|RESUME_FLAG_NV)
|
|
|
|
|
|
2010-01-08 08:58:04 +07:00
|
|
|
#define KVM_GUEST_MODE_NONE 0
|
|
|
|
|
#define KVM_GUEST_MODE_GUEST 1
|
|
|
|
|
#define KVM_GUEST_MODE_SKIP 2
|
KVM: PPC: Book3S HV: Better handling of exceptions that happen in real mode
When an interrupt or exception happens in the guest that comes to the
host, the CPU goes to hypervisor real mode (MMU off) to handle the
exception but doesn't change the MMU context. After saving a few
registers, we then clear the "in guest" flag. If, for any reason,
we get an exception in the real-mode code, that then gets handled
by the normal kernel exception handlers, which turn the MMU on. This
is disastrous if the MMU is still set to the guest context, since we
end up executing instructions from random places in the guest kernel
with hypervisor privilege.
In order to catch this situation, we define a new value for the "in guest"
flag, KVM_GUEST_MODE_HOST_HV, to indicate that we are in hypervisor real
mode with guest MMU context. If the "in guest" flag is set to this value,
we branch off to an emergency handler. For the moment, this just does
a branch to self to stop the CPU from doing anything further.
While we're here, we define another new flag value to indicate that we
are in a HV guest, as distinct from a PR guest. This will be useful
when we have a kernel that can support both PR and HV guests concurrently.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2013-10-04 18:45:04 +07:00
|
|
|
#define KVM_GUEST_MODE_GUEST_HV 3
|
|
|
|
|
#define KVM_GUEST_MODE_HOST_HV 4
|
2010-01-08 08:58:04 +07:00
|
|
|
|
|
|
|
|
#define KVM_INST_FETCH_FAILED -1
|
|
|
|
|
|
2008-04-17 11:28:09 +07:00
|
|
|
#endif /* __POWERPC_KVM_ASM_H__ */
|