2010-09-16 13:25:26 +07:00
|
|
|
/*
|
|
|
|
* Copyright 2010 Red Hat Inc.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors: Ben Skeggs
|
|
|
|
*/
|
|
|
|
|
2012-10-03 00:01:07 +07:00
|
|
|
#include <drm/drmP.h>
|
2012-07-31 13:16:21 +07:00
|
|
|
#include "nouveau_drm.h"
|
|
|
|
#include "nouveau_reg.h"
|
2010-09-16 13:25:26 +07:00
|
|
|
#include "nouveau_hw.h"
|
2010-09-24 01:36:42 +07:00
|
|
|
#include "nouveau_pm.h"
|
2010-09-16 13:25:26 +07:00
|
|
|
|
2012-07-31 13:16:21 +07:00
|
|
|
#include <subdev/bios/pll.h>
|
|
|
|
#include <subdev/clock.h>
|
|
|
|
#include <subdev/timer.h>
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
int
|
|
|
|
nv04_pm_clocks_get(struct drm_device *dev, struct nouveau_pm_level *perflvl)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = nouveau_hw_get_clock(dev, PLL_CORE);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
perflvl->core = ret;
|
|
|
|
|
|
|
|
ret = nouveau_hw_get_clock(dev, PLL_MEMORY);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
perflvl->memory = ret;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct nv04_pm_clock {
|
2012-07-10 14:26:46 +07:00
|
|
|
struct nvbios_pll pll;
|
2010-09-16 13:25:26 +07:00
|
|
|
struct nouveau_pll_vals calc;
|
|
|
|
};
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
struct nv04_pm_state {
|
|
|
|
struct nv04_pm_clock core;
|
|
|
|
struct nv04_pm_clock memory;
|
|
|
|
};
|
|
|
|
|
|
|
|
static int
|
|
|
|
calc_pll(struct drm_device *dev, u32 id, int khz, struct nv04_pm_clock *clk)
|
2010-09-16 13:25:26 +07:00
|
|
|
{
|
2012-07-31 13:16:21 +07:00
|
|
|
struct nouveau_device *device = nouveau_dev(dev);
|
|
|
|
struct nouveau_bios *bios = nouveau_bios(device);
|
|
|
|
struct nouveau_clock *pclk = nouveau_clock(device);
|
2011-10-27 07:24:12 +07:00
|
|
|
int ret;
|
|
|
|
|
2012-07-31 13:16:21 +07:00
|
|
|
ret = nvbios_pll_parse(bios, id, &clk->pll);
|
2011-10-27 07:24:12 +07:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2012-07-31 13:16:21 +07:00
|
|
|
ret = pclk->pll_calc(pclk, &clk->pll, khz, &clk->calc);
|
2011-10-27 07:24:12 +07:00
|
|
|
if (!ret)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
return 0;
|
2010-09-16 13:25:26 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
void *
|
2011-10-27 07:24:12 +07:00
|
|
|
nv04_pm_clocks_pre(struct drm_device *dev, struct nouveau_pm_level *perflvl)
|
2010-09-16 13:25:26 +07:00
|
|
|
{
|
2011-10-27 07:24:12 +07:00
|
|
|
struct nv04_pm_state *info;
|
2010-09-16 13:25:26 +07:00
|
|
|
int ret;
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
info = kzalloc(sizeof(*info), GFP_KERNEL);
|
|
|
|
if (!info)
|
2010-09-16 13:25:26 +07:00
|
|
|
return ERR_PTR(-ENOMEM);
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
ret = calc_pll(dev, PLL_CORE, perflvl->core, &info->core);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
2010-09-16 13:25:26 +07:00
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
if (perflvl->memory) {
|
|
|
|
ret = calc_pll(dev, PLL_MEMORY, perflvl->memory, &info->memory);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
2010-09-16 13:25:26 +07:00
|
|
|
}
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
return info;
|
|
|
|
error:
|
|
|
|
kfree(info);
|
|
|
|
return ERR_PTR(ret);
|
2010-09-16 13:25:26 +07:00
|
|
|
}
|
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
static void
|
|
|
|
prog_pll(struct drm_device *dev, struct nv04_pm_clock *clk)
|
2010-09-16 13:25:26 +07:00
|
|
|
{
|
2012-07-31 13:16:21 +07:00
|
|
|
struct nouveau_device *device = nouveau_dev(dev);
|
|
|
|
struct nouveau_clock *pclk = nouveau_clock(device);
|
2011-10-27 07:24:12 +07:00
|
|
|
u32 reg = clk->pll.reg;
|
2010-09-16 13:25:26 +07:00
|
|
|
|
|
|
|
/* thank the insane nouveau_hw_setpll() interface for this */
|
2012-07-31 13:16:21 +07:00
|
|
|
if (device->card_type >= NV_40)
|
2010-09-16 13:25:26 +07:00
|
|
|
reg += 4;
|
|
|
|
|
2012-07-31 13:16:21 +07:00
|
|
|
pclk->pll_prog(pclk, reg, &clk->calc);
|
2011-10-27 07:24:12 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
int
|
|
|
|
nv04_pm_clocks_set(struct drm_device *dev, void *pre_state)
|
|
|
|
{
|
2012-07-31 13:16:21 +07:00
|
|
|
struct nouveau_device *device = nouveau_dev(dev);
|
|
|
|
struct nouveau_timer *ptimer = nouveau_timer(device);
|
2011-10-27 07:24:12 +07:00
|
|
|
struct nv04_pm_state *state = pre_state;
|
|
|
|
|
|
|
|
prog_pll(dev, &state->core);
|
2010-10-25 07:13:21 +07:00
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
if (state->memory.pll.reg) {
|
|
|
|
prog_pll(dev, &state->memory);
|
2012-07-31 13:16:21 +07:00
|
|
|
if (device->card_type < NV_30) {
|
|
|
|
if (device->card_type == NV_20)
|
|
|
|
nv_mask(device, 0x1002c4, 0, 1 << 20);
|
2010-10-25 07:13:21 +07:00
|
|
|
|
2011-10-27 07:24:12 +07:00
|
|
|
/* Reset the DLLs */
|
2012-07-31 13:16:21 +07:00
|
|
|
nv_mask(device, 0x1002c0, 0, 1 << 8);
|
2011-10-27 07:24:12 +07:00
|
|
|
}
|
2010-10-25 07:13:21 +07:00
|
|
|
}
|
|
|
|
|
2012-07-31 13:16:21 +07:00
|
|
|
nv_ofuncs(ptimer)->init(nv_object(ptimer));
|
2011-07-04 06:41:34 +07:00
|
|
|
|
2010-09-16 13:25:26 +07:00
|
|
|
kfree(state);
|
2011-10-27 07:24:12 +07:00
|
|
|
return 0;
|
2010-09-16 13:25:26 +07:00
|
|
|
}
|