2016-01-19 17:30:42 +07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "snps,arc";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
chosen { };
|
|
|
|
aliases { };
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
2017-03-03 18:30:01 +07:00
|
|
|
compatible = "snps,archs38";
|
2016-01-19 17:30:42 +07:00
|
|
|
reg = <0>;
|
2017-03-03 18:30:00 +07:00
|
|
|
clocks = <&core_clk>;
|
2016-01-19 17:30:42 +07:00
|
|
|
};
|
2017-03-03 18:30:01 +07:00
|
|
|
cpu@1 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "snps,archs38";
|
|
|
|
reg = <1>;
|
|
|
|
clocks = <&core_clk>;
|
|
|
|
};
|
|
|
|
cpu@2 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "snps,archs38";
|
|
|
|
reg = <2>;
|
|
|
|
clocks = <&core_clk>;
|
|
|
|
};
|
|
|
|
cpu@3 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "snps,archs38";
|
|
|
|
reg = <3>;
|
|
|
|
clocks = <&core_clk>;
|
|
|
|
};
|
2016-01-19 17:30:42 +07:00
|
|
|
};
|
|
|
|
|
2016-01-01 20:18:40 +07:00
|
|
|
/* TIMER0 with interrupt for clockevent */
|
|
|
|
timer0 {
|
|
|
|
compatible = "snps,arc-timer";
|
|
|
|
interrupts = <16>;
|
|
|
|
interrupt-parent = <&core_intc>;
|
|
|
|
clocks = <&core_clk>;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* 64-bit Global Free Running Counter */
|
|
|
|
gfrc {
|
|
|
|
compatible = "snps,archs-timer-gfrc";
|
|
|
|
clocks = <&core_clk>;
|
|
|
|
};
|
|
|
|
|
2016-01-19 17:30:42 +07:00
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x80000000 0x10000000>; /* 256M */
|
|
|
|
};
|
|
|
|
};
|