2014-06-24 01:20:59 +07:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* AM437x SK EVM */
|
|
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
|
|
#include "am4372.dtsi"
|
|
|
|
|
#include <dt-bindings/pinctrl/am43xx.h>
|
|
|
|
|
#include <dt-bindings/pwm/pwm.h>
|
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
|
|
|
|
|
|
/ {
|
|
|
|
|
model = "TI AM437x SK EVM";
|
|
|
|
|
compatible = "ti,am437x-sk-evm","ti,am4372","ti,am43";
|
|
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
|
display0 = &lcd0;
|
|
|
|
|
};
|
|
|
|
|
|
2017-01-18 11:03:24 +07:00
|
|
|
chosen {
|
|
|
|
|
stdout-path = &uart0;
|
|
|
|
|
};
|
|
|
|
|
|
2015-08-18 16:41:14 +07:00
|
|
|
/* fixed 32k external oscillator clock */
|
|
|
|
|
clk_32k_rtc: clk_32k_rtc {
|
|
|
|
|
#clock-cells = <0>;
|
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-24 01:20:59 +07:00
|
|
|
backlight {
|
|
|
|
|
compatible = "pwm-backlight";
|
|
|
|
|
pwms = <&ecap0 0 50000 PWM_POLARITY_INVERTED>;
|
|
|
|
|
brightness-levels = <0 51 53 56 62 75 101 152 255>;
|
|
|
|
|
default-brightness-level = <8>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
sound {
|
2015-07-02 21:06:18 +07:00
|
|
|
compatible = "simple-audio-card";
|
|
|
|
|
simple-audio-card,name = "AM437x-SK-EVM";
|
|
|
|
|
simple-audio-card,widgets =
|
|
|
|
|
"Headphone", "Headphone Jack",
|
|
|
|
|
"Line", "Line In";
|
|
|
|
|
simple-audio-card,routing =
|
|
|
|
|
"Headphone Jack", "HPLOUT",
|
|
|
|
|
"Headphone Jack", "HPROUT",
|
|
|
|
|
"LINE1L", "Line In",
|
|
|
|
|
"LINE1R", "Line In";
|
|
|
|
|
simple-audio-card,format = "dsp_b";
|
|
|
|
|
simple-audio-card,bitclock-master = <&sound_master>;
|
|
|
|
|
simple-audio-card,frame-master = <&sound_master>;
|
|
|
|
|
simple-audio-card,bitclock-inversion;
|
|
|
|
|
|
|
|
|
|
simple-audio-card,cpu {
|
|
|
|
|
sound-dai = <&mcasp1>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
sound_master: simple-audio-card,codec {
|
|
|
|
|
sound-dai = <&tlv320aic3106>;
|
|
|
|
|
system-clock-frequency = <24000000>;
|
|
|
|
|
};
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
2016-08-01 23:46:57 +07:00
|
|
|
matrix_keypad: matrix_keypad0 {
|
2014-06-24 01:20:59 +07:00
|
|
|
compatible = "gpio-matrix-keypad";
|
|
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&matrix_keypad_pins>;
|
|
|
|
|
|
|
|
|
|
debounce-delay-ms = <5>;
|
2015-04-09 22:59:27 +07:00
|
|
|
col-scan-delay-us = <5>;
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
row-gpios = <&gpio5 5 GPIO_ACTIVE_HIGH /* Bank5, pin5 */
|
|
|
|
|
&gpio5 6 GPIO_ACTIVE_HIGH>; /* Bank5, pin6 */
|
|
|
|
|
|
|
|
|
|
col-gpios = <&gpio5 13 GPIO_ACTIVE_HIGH /* Bank5, pin13 */
|
|
|
|
|
&gpio5 4 GPIO_ACTIVE_HIGH>; /* Bank5, pin4 */
|
|
|
|
|
|
|
|
|
|
linux,keymap = <
|
|
|
|
|
MATRIX_KEY(0, 0, KEY_DOWN)
|
|
|
|
|
MATRIX_KEY(0, 1, KEY_RIGHT)
|
|
|
|
|
MATRIX_KEY(1, 0, KEY_LEFT)
|
|
|
|
|
MATRIX_KEY(1, 1, KEY_UP)
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
leds {
|
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&leds_pins>;
|
|
|
|
|
|
2016-08-01 23:47:03 +07:00
|
|
|
led0 {
|
2014-06-24 01:20:59 +07:00
|
|
|
label = "am437x-sk:red:heartbeat";
|
|
|
|
|
gpios = <&gpio5 0 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 0 */
|
|
|
|
|
linux,default-trigger = "heartbeat";
|
|
|
|
|
default-state = "off";
|
|
|
|
|
};
|
|
|
|
|
|
2016-08-01 23:47:03 +07:00
|
|
|
led1 {
|
2014-06-24 01:20:59 +07:00
|
|
|
label = "am437x-sk:green:mmc1";
|
|
|
|
|
gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 1 */
|
|
|
|
|
linux,default-trigger = "mmc0";
|
|
|
|
|
default-state = "off";
|
|
|
|
|
};
|
|
|
|
|
|
2016-08-01 23:47:03 +07:00
|
|
|
led2 {
|
2014-06-24 01:20:59 +07:00
|
|
|
label = "am437x-sk:blue:cpu0";
|
|
|
|
|
gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 2 */
|
|
|
|
|
linux,default-trigger = "cpu0";
|
|
|
|
|
default-state = "off";
|
|
|
|
|
};
|
|
|
|
|
|
2016-08-01 23:47:03 +07:00
|
|
|
led3 {
|
2014-06-24 01:20:59 +07:00
|
|
|
label = "am437x-sk:blue:usr3";
|
|
|
|
|
gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 3 */
|
|
|
|
|
default-state = "off";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
lcd0: display {
|
2014-12-05 14:39:31 +07:00
|
|
|
compatible = "newhaven,nhd-4.3-480272ef-atxl", "panel-dpi";
|
2014-06-24 01:20:59 +07:00
|
|
|
label = "lcd";
|
|
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&lcd_pins>;
|
|
|
|
|
|
|
|
|
|
enable-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
|
|
|
|
|
|
|
|
|
|
panel-timing {
|
|
|
|
|
clock-frequency = <9000000>;
|
|
|
|
|
hactive = <480>;
|
|
|
|
|
vactive = <272>;
|
2014-12-05 14:39:31 +07:00
|
|
|
hfront-porch = <2>;
|
|
|
|
|
hback-porch = <2>;
|
|
|
|
|
hsync-len = <41>;
|
|
|
|
|
vfront-porch = <2>;
|
|
|
|
|
vback-porch = <2>;
|
2014-06-24 01:20:59 +07:00
|
|
|
vsync-len = <10>;
|
|
|
|
|
hsync-active = <0>;
|
|
|
|
|
vsync-active = <0>;
|
|
|
|
|
de-active = <1>;
|
|
|
|
|
pixelclk-active = <1>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
port {
|
|
|
|
|
lcd_in: endpoint {
|
|
|
|
|
remote-endpoint = <&dpi_out>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&am43xx_pinmux {
|
|
|
|
|
matrix_keypad_pins: matrix_keypad_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0xa4c, PIN_OUTPUT | MUX_MODE7) /* gpio5_13.gpio5_13 */
|
|
|
|
|
AM4372_IOPAD(0xa50, PIN_OUTPUT | MUX_MODE7) /* spi4_sclk.gpio5_4 */
|
|
|
|
|
AM4372_IOPAD(0xa54, PIN_INPUT | MUX_MODE7) /* spi4_d0.gpio5_5 */
|
|
|
|
|
AM4372_IOPAD(0xa58, PIN_INPUT | MUX_MODE7) /* spi4_d1.gpio5_5 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
leds_pins: leds_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0xa28, PIN_OUTPUT | MUX_MODE7) /* uart3_rxd.gpio5_2 */
|
|
|
|
|
AM4372_IOPAD(0xa2c, PIN_OUTPUT | MUX_MODE7) /* uart3_txd.gpio5_3 */
|
|
|
|
|
AM4372_IOPAD(0xa30, PIN_OUTPUT | MUX_MODE7) /* uart3_ctsn.gpio5_0 */
|
|
|
|
|
AM4372_IOPAD(0xa34, PIN_OUTPUT | MUX_MODE7) /* uart3_rtsn.gpio5_1 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c0_pins: i2c0_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x988, PIN_INPUT | SLEWCTRL_FAST | MUX_MODE0) /* i2c0_sda.i2c0_sda */
|
|
|
|
|
AM4372_IOPAD(0x98c, PIN_INPUT | SLEWCTRL_FAST | MUX_MODE0) /* i2c0_scl.i2c0_scl */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
i2c1_pins: i2c1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x95c, PIN_INPUT | SLEWCTRL_FAST | MUX_MODE2) /* spi0_cs0.i2c1_scl */
|
|
|
|
|
AM4372_IOPAD(0x958, PIN_INPUT | SLEWCTRL_FAST | MUX_MODE2) /* spi0_d1.i2c1_sda */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mmc1_pins: pinmux_mmc1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x8f0, PIN_INPUT | MUX_MODE0) /* mmc0_dat3.mmc0_dat3 */
|
|
|
|
|
AM4372_IOPAD(0x8f4, PIN_INPUT | MUX_MODE0) /* mmc0_dat2.mmc0_dat2 */
|
|
|
|
|
AM4372_IOPAD(0x8f8, PIN_INPUT | MUX_MODE0) /* mmc0_dat1.mmc0_dat1 */
|
|
|
|
|
AM4372_IOPAD(0x8fc, PIN_INPUT | MUX_MODE0) /* mmc0_dat0.mmc0_dat0 */
|
|
|
|
|
AM4372_IOPAD(0x900, PIN_INPUT | MUX_MODE0) /* mmc0_clk.mmc0_clk */
|
|
|
|
|
AM4372_IOPAD(0x904, PIN_INPUT | MUX_MODE0) /* mmc0_cmd.mmc0_cmd */
|
|
|
|
|
AM4372_IOPAD(0x960, PIN_INPUT | MUX_MODE7) /* spi0_cs1.gpio0_6 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
ecap0_pins: backlight_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x964, PIN_OUTPUT | MUX_MODE0) /* eCAP0_in_PWM0_out.eCAP0_in_PWM0_out */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edt_ft5306_ts_pins: edt_ft5306_ts_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x874, PIN_INPUT | MUX_MODE7) /* gpmc_wpn.gpio0_31 */
|
|
|
|
|
AM4372_IOPAD(0x878, PIN_OUTPUT | MUX_MODE7) /* gpmc_be1n.gpio1_28 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-12-18 23:24:13 +07:00
|
|
|
vpfe0_pins_default: vpfe0_pins_default {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x9b0, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_hd mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9b4, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_vd mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9b8, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_field mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9bc, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_wen mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9c0, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_pclk mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9c4, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data8 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0x9c8, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data9 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa08, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data0 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa0c, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data1 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa10, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data2 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa14, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data3 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa18, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data4 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa1c, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data5 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa20, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data6 mode 0*/
|
|
|
|
|
AM4372_IOPAD(0xa24, PIN_INPUT_PULLUP | MUX_MODE0) /* cam0_data7 mode 0*/
|
2014-12-18 23:24:13 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
vpfe0_pins_sleep: vpfe0_pins_sleep {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x9b0, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9b4, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9b8, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9bc, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9c0, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9c4, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x9c8, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa08, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa0c, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa10, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa14, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa18, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa1c, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa20, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0xa24, DS0_PULL_UP_DOWN_EN | INPUT_EN | MUX_MODE7)
|
2014-12-18 23:24:13 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-24 01:20:59 +07:00
|
|
|
cpsw_default: cpsw_default {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
/* Slave 1 */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x92c, PIN_OUTPUT | MUX_MODE2) /* mii1_txclk.rmii1_tclk */
|
|
|
|
|
AM4372_IOPAD(0x914, PIN_OUTPUT | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
|
|
|
|
|
AM4372_IOPAD(0x928, PIN_OUTPUT | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
|
|
|
|
|
AM4372_IOPAD(0x924, PIN_OUTPUT | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
|
|
|
|
|
AM4372_IOPAD(0x920, PIN_OUTPUT | MUX_MODE2) /* mii1_txd0.rgmii1_td2 */
|
|
|
|
|
AM4372_IOPAD(0x91c, PIN_OUTPUT | MUX_MODE2) /* mii1_txd1.rgmii1_td3 */
|
|
|
|
|
AM4372_IOPAD(0x930, PIN_INPUT | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
|
|
|
|
|
AM4372_IOPAD(0x918, PIN_INPUT | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
|
|
|
|
|
AM4372_IOPAD(0x940, PIN_INPUT | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
|
|
|
|
|
AM4372_IOPAD(0x93c, PIN_INPUT | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
|
|
|
|
|
AM4372_IOPAD(0x938, PIN_INPUT | MUX_MODE2) /* mii1_rxd0.rgmii1_rd2 */
|
|
|
|
|
AM4372_IOPAD(0x934, PIN_INPUT | MUX_MODE2) /* mii1_rxd1.rgmii1_rd3 */
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
/* Slave 2 */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x858, PIN_OUTPUT | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
|
|
|
|
|
AM4372_IOPAD(0x840, PIN_OUTPUT | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
|
|
|
|
|
AM4372_IOPAD(0x854, PIN_OUTPUT | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
|
|
|
|
|
AM4372_IOPAD(0x850, PIN_OUTPUT | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
|
|
|
|
|
AM4372_IOPAD(0x84c, PIN_OUTPUT | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
|
|
|
|
|
AM4372_IOPAD(0x848, PIN_OUTPUT | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
|
|
|
|
|
AM4372_IOPAD(0x85c, PIN_INPUT | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
|
|
|
|
|
AM4372_IOPAD(0x844, PIN_INPUT | MUX_MODE2) /* gpmc_a1.rgmii2_rtcl */
|
|
|
|
|
AM4372_IOPAD(0x86c, PIN_INPUT | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
|
|
|
|
|
AM4372_IOPAD(0x868, PIN_INPUT | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
|
|
|
|
|
AM4372_IOPAD(0x864, PIN_INPUT | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
|
|
|
|
|
AM4372_IOPAD(0x860, PIN_INPUT | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_sleep: cpsw_sleep {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
/* Slave 1 reset value */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x92c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x914, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x928, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x924, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x920, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x91c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x918, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x940, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x93c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x938, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x934, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
/* Slave 2 reset value */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x858, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x840, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x854, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x850, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x84c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x848, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x85c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x844, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x86c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x868, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x864, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x860, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
davinci_mdio_default: davinci_mdio_default {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
/* MDIO */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x948, PIN_INPUT | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
|
|
|
|
|
AM4372_IOPAD(0x94c, PIN_OUTPUT | MUX_MODE0) /* mdio_clk.mdio_clk */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
davinci_mdio_sleep: davinci_mdio_sleep {
|
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
|
/* MDIO reset value */
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x948, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x94c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dss_pins: dss_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x820, PIN_OUTPUT | MUX_MODE1) /* gpmc ad 8 -> DSS DATA 23 */
|
|
|
|
|
AM4372_IOPAD(0x824, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x828, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x82c, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x830, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x834, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x838, PIN_OUTPUT | MUX_MODE1)
|
|
|
|
|
AM4372_IOPAD(0x83c, PIN_OUTPUT | MUX_MODE1) /* gpmc ad 15 -> DSS DATA 16 */
|
|
|
|
|
AM4372_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* DSS DATA 0 */
|
|
|
|
|
AM4372_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0)
|
|
|
|
|
AM4372_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* DSS DATA 15 */
|
|
|
|
|
AM4372_IOPAD(0x8e0, PIN_OUTPUT | MUX_MODE0) /* DSS VSYNC */
|
|
|
|
|
AM4372_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
|
|
|
|
|
AM4372_IOPAD(0x8e8, PIN_OUTPUT | MUX_MODE0) /* DSS PCLK */
|
|
|
|
|
AM4372_IOPAD(0x8ec, PIN_OUTPUT | MUX_MODE0) /* DSS AC BIAS EN */
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
qspi_pins: qspi_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x87c, PIN_OUTPUT | MUX_MODE3) /* gpmc_csn0.qspi_csn */
|
|
|
|
|
AM4372_IOPAD(0x888, PIN_OUTPUT | MUX_MODE2) /* gpmc_csn3.qspi_clk */
|
|
|
|
|
AM4372_IOPAD(0x890, PIN_INPUT | MUX_MODE3) /* gpmc_advn_ale.qspi_d0 */
|
|
|
|
|
AM4372_IOPAD(0x894, PIN_INPUT | MUX_MODE3) /* gpmc_oen_ren.qspi_d1 */
|
|
|
|
|
AM4372_IOPAD(0x898, PIN_INPUT | MUX_MODE3) /* gpmc_wen.qspi_d2 */
|
|
|
|
|
AM4372_IOPAD(0x89c, PIN_INPUT | MUX_MODE3) /* gpmc_be0n_cle.qspi_d3 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcasp1_pins: mcasp1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
|
|
|
|
|
AM4372_IOPAD(0x910, PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
|
|
|
|
|
AM4372_IOPAD(0x908, PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */
|
|
|
|
|
AM4372_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-07-02 21:06:17 +07:00
|
|
|
mcasp1_pins_sleep: mcasp1_pins_sleep {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x910, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x908, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
|
|
|
|
AM4372_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE7)
|
2015-07-02 21:06:17 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-24 01:20:59 +07:00
|
|
|
lcd_pins: lcd_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0x81c, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpcm_ad7.gpio1_7 */
|
2014-06-24 01:20:59 +07:00
|
|
|
>;
|
|
|
|
|
};
|
2014-12-05 00:01:57 +07:00
|
|
|
|
|
|
|
|
usb1_pins: usb1_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0xac0, PIN_OUTPUT | MUX_MODE0) /* usb0_drvvbus.usb0_drvvbus */
|
2014-12-05 00:01:57 +07:00
|
|
|
>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb2_pins: usb2_pins {
|
|
|
|
|
pinctrl-single,pins = <
|
2015-11-13 11:53:56 +07:00
|
|
|
AM4372_IOPAD(0xac4, PIN_OUTPUT | MUX_MODE0) /* usb0_drvvbus.usb0_drvvbus */
|
2014-12-05 00:01:57 +07:00
|
|
|
>;
|
|
|
|
|
};
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&i2c0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&i2c0_pins>;
|
2016-06-15 13:15:28 +07:00
|
|
|
clock-frequency = <100000>;
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
tps@24 {
|
|
|
|
|
compatible = "ti,tps65218";
|
|
|
|
|
reg = <0x24>;
|
|
|
|
|
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
|
|
|
|
|
dcdc1: regulator-dcdc1 {
|
|
|
|
|
/* VDD_CORE limits min of OPP50 and max of OPP100 */
|
|
|
|
|
regulator-name = "vdd_core";
|
|
|
|
|
regulator-min-microvolt = <912000>;
|
|
|
|
|
regulator-max-microvolt = <1144000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dcdc2: regulator-dcdc2 {
|
|
|
|
|
/* VDD_MPU limits min of OPP50 and max of OPP_NITRO */
|
|
|
|
|
regulator-name = "vdd_mpu";
|
|
|
|
|
regulator-min-microvolt = <912000>;
|
|
|
|
|
regulator-max-microvolt = <1378000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dcdc3: regulator-dcdc3 {
|
|
|
|
|
regulator-name = "vdds_ddr";
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
2016-08-11 12:27:48 +07:00
|
|
|
regulator-state-mem {
|
|
|
|
|
regulator-on-in-suspend;
|
|
|
|
|
};
|
2016-08-11 12:27:50 +07:00
|
|
|
regulator-state-disk {
|
|
|
|
|
regulator-off-in-suspend;
|
|
|
|
|
};
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dcdc4: regulator-dcdc4 {
|
|
|
|
|
regulator-name = "v3_3d";
|
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
};
|
|
|
|
|
|
2016-08-11 12:27:48 +07:00
|
|
|
dcdc5: regulator-dcdc5 {
|
|
|
|
|
compatible = "ti,tps65218-dcdc5";
|
|
|
|
|
regulator-name = "v1_0bat";
|
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
|
regulator-max-microvolt = <1000000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-state-mem {
|
|
|
|
|
regulator-on-in-suspend;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
dcdc6: regulator-dcdc6 {
|
|
|
|
|
compatible = "ti,tps65218-dcdc6";
|
|
|
|
|
regulator-name = "v1_8bat";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
regulator-state-mem {
|
|
|
|
|
regulator-on-in-suspend;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-24 01:20:59 +07:00
|
|
|
ldo1: regulator-ldo1 {
|
|
|
|
|
regulator-name = "v1_8d";
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
|
regulator-boot-on;
|
|
|
|
|
regulator-always-on;
|
|
|
|
|
};
|
|
|
|
|
|
2014-12-27 02:28:23 +07:00
|
|
|
power-button {
|
|
|
|
|
compatible = "ti,tps65218-pwrbutton";
|
|
|
|
|
status = "okay";
|
|
|
|
|
interrupts = <3 IRQ_TYPE_EDGE_BOTH>;
|
|
|
|
|
};
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
at24@50 {
|
2017-05-23 20:34:31 +07:00
|
|
|
compatible = "atmel,24c256";
|
2014-06-24 01:20:59 +07:00
|
|
|
pagesize = <64>;
|
|
|
|
|
reg = <0x50>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&i2c1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&i2c1_pins>;
|
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
|
|
|
|
|
|
edt-ft5306@38 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
compatible = "edt,edt-ft5306", "edt,edt-ft5x06";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&edt_ft5306_ts_pins>;
|
|
|
|
|
|
|
|
|
|
reg = <0x38>;
|
|
|
|
|
interrupt-parent = <&gpio0>;
|
2015-09-13 00:22:55 +07:00
|
|
|
interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
|
2014-06-24 01:20:59 +07:00
|
|
|
|
2015-04-09 22:59:26 +07:00
|
|
|
reset-gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
touchscreen-size-x = <480>;
|
|
|
|
|
touchscreen-size-y = <272>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
tlv320aic3106: tlv320aic3106@1b {
|
2015-07-02 21:06:18 +07:00
|
|
|
#sound-dai-cells = <0>;
|
2014-06-24 01:20:59 +07:00
|
|
|
compatible = "ti,tlv320aic3106";
|
|
|
|
|
reg = <0x1b>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
/* Regulators */
|
|
|
|
|
AVDD-supply = <&dcdc4>;
|
|
|
|
|
IOVDD-supply = <&dcdc4>;
|
|
|
|
|
DRVDD-supply = <&dcdc4>;
|
|
|
|
|
DVDD-supply = <&ldo1>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
lis331dlh@18 {
|
|
|
|
|
compatible = "st,lis331dlh";
|
|
|
|
|
reg = <0x18>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
Vdd-supply = <&dcdc4>;
|
|
|
|
|
Vdd_IO-supply = <&dcdc4>;
|
|
|
|
|
interrupts-extended = <&gpio1 6 0>, <&gpio2 1 0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&epwmss0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&ecap0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&ecap0_pins>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&gpio0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&gpio1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&gpio5 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mmc1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&mmc1_pins>;
|
|
|
|
|
|
|
|
|
|
vmmc-supply = <&dcdc4>;
|
|
|
|
|
bus-width = <4>;
|
2015-10-12 16:07:11 +07:00
|
|
|
cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usb2_phy1 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usb1 {
|
|
|
|
|
dr_mode = "peripheral";
|
|
|
|
|
status = "okay";
|
2014-12-05 00:01:57 +07:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&usb1_pins>;
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usb2_phy2 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&usb2 {
|
|
|
|
|
dr_mode = "host";
|
|
|
|
|
status = "okay";
|
2014-12-05 00:01:57 +07:00
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&usb2_pins>;
|
2014-06-24 01:20:59 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&qspi {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&qspi_pins>;
|
|
|
|
|
|
|
|
|
|
spi-max-frequency = <48000000>;
|
|
|
|
|
m25p80@0 {
|
|
|
|
|
compatible = "mx66l51235l";
|
|
|
|
|
spi-max-frequency = <48000000>;
|
|
|
|
|
reg = <0>;
|
|
|
|
|
spi-cpol;
|
|
|
|
|
spi-cpha;
|
|
|
|
|
spi-tx-bus-width = <1>;
|
|
|
|
|
spi-rx-bus-width = <4>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
|
|
/* MTD partition table.
|
|
|
|
|
* The ROM checks the first 512KiB
|
|
|
|
|
* for a valid file to boot(XIP).
|
|
|
|
|
*/
|
|
|
|
|
partition@0 {
|
|
|
|
|
label = "QSPI.U_BOOT";
|
|
|
|
|
reg = <0x00000000 0x000080000>;
|
|
|
|
|
};
|
|
|
|
|
partition@1 {
|
|
|
|
|
label = "QSPI.U_BOOT.backup";
|
|
|
|
|
reg = <0x00080000 0x00080000>;
|
|
|
|
|
};
|
|
|
|
|
partition@2 {
|
|
|
|
|
label = "QSPI.U-BOOT-SPL_OS";
|
|
|
|
|
reg = <0x00100000 0x00010000>;
|
|
|
|
|
};
|
|
|
|
|
partition@3 {
|
|
|
|
|
label = "QSPI.U_BOOT_ENV";
|
|
|
|
|
reg = <0x00110000 0x00010000>;
|
|
|
|
|
};
|
|
|
|
|
partition@4 {
|
|
|
|
|
label = "QSPI.U-BOOT-ENV.backup";
|
|
|
|
|
reg = <0x00120000 0x00010000>;
|
|
|
|
|
};
|
|
|
|
|
partition@5 {
|
|
|
|
|
label = "QSPI.KERNEL";
|
|
|
|
|
reg = <0x00130000 0x0800000>;
|
|
|
|
|
};
|
|
|
|
|
partition@6 {
|
|
|
|
|
label = "QSPI.FILESYSTEM";
|
|
|
|
|
reg = <0x00930000 0x36D0000>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mac {
|
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
|
pinctrl-0 = <&cpsw_default>;
|
|
|
|
|
pinctrl-1 = <&cpsw_sleep>;
|
|
|
|
|
dual_emac = <1>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&davinci_mdio {
|
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
|
pinctrl-0 = <&davinci_mdio_default>;
|
|
|
|
|
pinctrl-1 = <&davinci_mdio_sleep>;
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&cpsw_emac0 {
|
|
|
|
|
phy_id = <&davinci_mdio>, <4>;
|
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
|
dual_emac_res_vlan = <1>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&cpsw_emac1 {
|
|
|
|
|
phy_id = <&davinci_mdio>, <5>;
|
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
|
dual_emac_res_vlan = <2>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&elm {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&mcasp1 {
|
2015-07-02 21:06:18 +07:00
|
|
|
#sound-dai-cells = <0>;
|
2015-07-02 21:06:17 +07:00
|
|
|
pinctrl-names = "default", "sleep";
|
2014-06-24 01:20:59 +07:00
|
|
|
pinctrl-0 = <&mcasp1_pins>;
|
2015-07-02 21:06:17 +07:00
|
|
|
pinctrl-1 = <&mcasp1_pins_sleep>;
|
2014-06-24 01:20:59 +07:00
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
op-mode = <0>;
|
|
|
|
|
tdm-slots = <2>;
|
|
|
|
|
serial-dir = <
|
|
|
|
|
0 0 1 2
|
|
|
|
|
>;
|
|
|
|
|
|
|
|
|
|
tx-num-evt = <1>;
|
|
|
|
|
rx-num-evt = <1>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&dss {
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
pinctrl-0 = <&dss_pins>;
|
|
|
|
|
|
|
|
|
|
port {
|
|
|
|
|
dpi_out: endpoint@0 {
|
|
|
|
|
remote-endpoint = <&lcd_in>;
|
|
|
|
|
data-lines = <24>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&rtc {
|
2015-08-18 16:41:14 +07:00
|
|
|
clocks = <&clk_32k_rtc>, <&clk_32768_ck>;
|
|
|
|
|
clock-names = "ext-clk", "int-clk";
|
2014-06-24 01:20:59 +07:00
|
|
|
status = "okay";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
&wdt {
|
|
|
|
|
status = "okay";
|
|
|
|
|
};
|
2014-12-04 22:24:39 +07:00
|
|
|
|
|
|
|
|
&cpu {
|
|
|
|
|
cpu0-supply = <&dcdc2>;
|
|
|
|
|
};
|
2014-12-18 23:24:13 +07:00
|
|
|
|
|
|
|
|
&vpfe0 {
|
|
|
|
|
status = "okay";
|
|
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
|
pinctrl-0 = <&vpfe0_pins_default>;
|
|
|
|
|
pinctrl-1 = <&vpfe0_pins_sleep>;
|
|
|
|
|
|
|
|
|
|
/* Camera port */
|
|
|
|
|
port {
|
|
|
|
|
vpfe0_ep: endpoint {
|
|
|
|
|
/* remote-endpoint = <&sensor>; add once we have it */
|
|
|
|
|
ti,am437x-vpfe-interface = <0>;
|
|
|
|
|
bus-width = <8>;
|
|
|
|
|
hsync-active = <0>;
|
|
|
|
|
vsync-active = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
};
|
