2010-02-05 10:42:52 +07:00
|
|
|
/*
|
|
|
|
* Copyright (C) Freescale Semicondutor, Inc. 2007, 2008.
|
|
|
|
* Copyright (C) Semihalf 2009
|
2010-10-27 06:52:57 +07:00
|
|
|
* Copyright (C) Ilya Yanok, Emcraft Systems 2010
|
2010-02-05 10:42:52 +07:00
|
|
|
*
|
|
|
|
* Written by Piotr Ziecik <kosmo@semihalf.com>. Hardware description
|
|
|
|
* (defines, structures and comments) was taken from MPC5121 DMA driver
|
|
|
|
* written by Hongjun Chen <hong-jun.chen@freescale.com>.
|
|
|
|
*
|
|
|
|
* Approved as OSADL project by a majority of OSADL members and funded
|
|
|
|
* by OSADL membership fees in 2009; for details see www.osadl.org.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the Free
|
|
|
|
* Software Foundation; either version 2 of the License, or (at your option)
|
|
|
|
* any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program; if not, write to the Free Software Foundation, Inc., 59
|
|
|
|
* Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
|
*
|
|
|
|
* The full GNU General Public License is included in this distribution in the
|
|
|
|
* file called COPYING.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This is initial version of MPC5121 DMA driver. Only memory to memory
|
|
|
|
* transfers are supported (tested using dmatest module).
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/slab.h>
|
2010-02-05 10:42:52 +07:00
|
|
|
#include <linux/of_device.h>
|
|
|
|
#include <linux/of_platform.h>
|
|
|
|
|
|
|
|
#include <linux/random.h>
|
|
|
|
|
2012-03-07 05:34:26 +07:00
|
|
|
#include "dmaengine.h"
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
/* Number of DMA Transfer descriptors allocated per channel */
|
|
|
|
#define MPC_DMA_DESCRIPTORS 64
|
|
|
|
|
|
|
|
/* Macro definitions */
|
|
|
|
#define MPC_DMA_CHANNELS 64
|
|
|
|
#define MPC_DMA_TCD_OFFSET 0x1000
|
|
|
|
|
|
|
|
/* Arbitration mode of group and channel */
|
|
|
|
#define MPC_DMA_DMACR_EDCG (1 << 31)
|
|
|
|
#define MPC_DMA_DMACR_ERGA (1 << 3)
|
|
|
|
#define MPC_DMA_DMACR_ERCA (1 << 2)
|
|
|
|
|
|
|
|
/* Error codes */
|
|
|
|
#define MPC_DMA_DMAES_VLD (1 << 31)
|
|
|
|
#define MPC_DMA_DMAES_GPE (1 << 15)
|
|
|
|
#define MPC_DMA_DMAES_CPE (1 << 14)
|
|
|
|
#define MPC_DMA_DMAES_ERRCHN(err) \
|
|
|
|
(((err) >> 8) & 0x3f)
|
|
|
|
#define MPC_DMA_DMAES_SAE (1 << 7)
|
|
|
|
#define MPC_DMA_DMAES_SOE (1 << 6)
|
|
|
|
#define MPC_DMA_DMAES_DAE (1 << 5)
|
|
|
|
#define MPC_DMA_DMAES_DOE (1 << 4)
|
|
|
|
#define MPC_DMA_DMAES_NCE (1 << 3)
|
|
|
|
#define MPC_DMA_DMAES_SGE (1 << 2)
|
|
|
|
#define MPC_DMA_DMAES_SBE (1 << 1)
|
|
|
|
#define MPC_DMA_DMAES_DBE (1 << 0)
|
|
|
|
|
2010-10-27 06:52:57 +07:00
|
|
|
#define MPC_DMA_DMAGPOR_SNOOP_ENABLE (1 << 6)
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
#define MPC_DMA_TSIZE_1 0x00
|
|
|
|
#define MPC_DMA_TSIZE_2 0x01
|
|
|
|
#define MPC_DMA_TSIZE_4 0x02
|
|
|
|
#define MPC_DMA_TSIZE_16 0x04
|
|
|
|
#define MPC_DMA_TSIZE_32 0x05
|
|
|
|
|
|
|
|
/* MPC5121 DMA engine registers */
|
|
|
|
struct __attribute__ ((__packed__)) mpc_dma_regs {
|
|
|
|
/* 0x00 */
|
|
|
|
u32 dmacr; /* DMA control register */
|
|
|
|
u32 dmaes; /* DMA error status */
|
|
|
|
/* 0x08 */
|
|
|
|
u32 dmaerqh; /* DMA enable request high(channels 63~32) */
|
|
|
|
u32 dmaerql; /* DMA enable request low(channels 31~0) */
|
|
|
|
u32 dmaeeih; /* DMA enable error interrupt high(ch63~32) */
|
|
|
|
u32 dmaeeil; /* DMA enable error interrupt low(ch31~0) */
|
|
|
|
/* 0x18 */
|
|
|
|
u8 dmaserq; /* DMA set enable request */
|
|
|
|
u8 dmacerq; /* DMA clear enable request */
|
|
|
|
u8 dmaseei; /* DMA set enable error interrupt */
|
|
|
|
u8 dmaceei; /* DMA clear enable error interrupt */
|
|
|
|
/* 0x1c */
|
|
|
|
u8 dmacint; /* DMA clear interrupt request */
|
|
|
|
u8 dmacerr; /* DMA clear error */
|
|
|
|
u8 dmassrt; /* DMA set start bit */
|
|
|
|
u8 dmacdne; /* DMA clear DONE status bit */
|
|
|
|
/* 0x20 */
|
|
|
|
u32 dmainth; /* DMA interrupt request high(ch63~32) */
|
|
|
|
u32 dmaintl; /* DMA interrupt request low(ch31~0) */
|
|
|
|
u32 dmaerrh; /* DMA error high(ch63~32) */
|
|
|
|
u32 dmaerrl; /* DMA error low(ch31~0) */
|
|
|
|
/* 0x30 */
|
|
|
|
u32 dmahrsh; /* DMA hw request status high(ch63~32) */
|
|
|
|
u32 dmahrsl; /* DMA hardware request status low(ch31~0) */
|
2010-10-27 06:52:57 +07:00
|
|
|
union {
|
|
|
|
u32 dmaihsa; /* DMA interrupt high select AXE(ch63~32) */
|
|
|
|
u32 dmagpor; /* (General purpose register on MPC8308) */
|
|
|
|
};
|
2010-02-05 10:42:52 +07:00
|
|
|
u32 dmailsa; /* DMA interrupt low select AXE(ch31~0) */
|
|
|
|
/* 0x40 ~ 0xff */
|
|
|
|
u32 reserve0[48]; /* Reserved */
|
|
|
|
/* 0x100 */
|
|
|
|
u8 dchpri[MPC_DMA_CHANNELS];
|
|
|
|
/* DMA channels(0~63) priority */
|
|
|
|
};
|
|
|
|
|
|
|
|
struct __attribute__ ((__packed__)) mpc_dma_tcd {
|
|
|
|
/* 0x00 */
|
|
|
|
u32 saddr; /* Source address */
|
|
|
|
|
|
|
|
u32 smod:5; /* Source address modulo */
|
|
|
|
u32 ssize:3; /* Source data transfer size */
|
|
|
|
u32 dmod:5; /* Destination address modulo */
|
|
|
|
u32 dsize:3; /* Destination data transfer size */
|
|
|
|
u32 soff:16; /* Signed source address offset */
|
|
|
|
|
|
|
|
/* 0x08 */
|
|
|
|
u32 nbytes; /* Inner "minor" byte count */
|
|
|
|
u32 slast; /* Last source address adjustment */
|
|
|
|
u32 daddr; /* Destination address */
|
|
|
|
|
|
|
|
/* 0x14 */
|
|
|
|
u32 citer_elink:1; /* Enable channel-to-channel linking on
|
|
|
|
* minor loop complete
|
|
|
|
*/
|
|
|
|
u32 citer_linkch:6; /* Link channel for minor loop complete */
|
|
|
|
u32 citer:9; /* Current "major" iteration count */
|
|
|
|
u32 doff:16; /* Signed destination address offset */
|
|
|
|
|
|
|
|
/* 0x18 */
|
|
|
|
u32 dlast_sga; /* Last Destination address adjustment/scatter
|
|
|
|
* gather address
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* 0x1c */
|
|
|
|
u32 biter_elink:1; /* Enable channel-to-channel linking on major
|
|
|
|
* loop complete
|
|
|
|
*/
|
|
|
|
u32 biter_linkch:6;
|
|
|
|
u32 biter:9; /* Beginning "major" iteration count */
|
|
|
|
u32 bwc:2; /* Bandwidth control */
|
|
|
|
u32 major_linkch:6; /* Link channel number */
|
|
|
|
u32 done:1; /* Channel done */
|
|
|
|
u32 active:1; /* Channel active */
|
|
|
|
u32 major_elink:1; /* Enable channel-to-channel linking on major
|
|
|
|
* loop complete
|
|
|
|
*/
|
|
|
|
u32 e_sg:1; /* Enable scatter/gather processing */
|
|
|
|
u32 d_req:1; /* Disable request */
|
|
|
|
u32 int_half:1; /* Enable an interrupt when major counter is
|
|
|
|
* half complete
|
|
|
|
*/
|
|
|
|
u32 int_maj:1; /* Enable an interrupt when major iteration
|
|
|
|
* count completes
|
|
|
|
*/
|
|
|
|
u32 start:1; /* Channel start */
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mpc_dma_desc {
|
|
|
|
struct dma_async_tx_descriptor desc;
|
|
|
|
struct mpc_dma_tcd *tcd;
|
|
|
|
dma_addr_t tcd_paddr;
|
|
|
|
int error;
|
|
|
|
struct list_head node;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mpc_dma_chan {
|
|
|
|
struct dma_chan chan;
|
|
|
|
struct list_head free;
|
|
|
|
struct list_head prepared;
|
|
|
|
struct list_head queued;
|
|
|
|
struct list_head active;
|
|
|
|
struct list_head completed;
|
|
|
|
struct mpc_dma_tcd *tcd;
|
|
|
|
dma_addr_t tcd_paddr;
|
|
|
|
|
|
|
|
/* Lock for this structure */
|
|
|
|
spinlock_t lock;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mpc_dma {
|
|
|
|
struct dma_device dma;
|
|
|
|
struct tasklet_struct tasklet;
|
|
|
|
struct mpc_dma_chan channels[MPC_DMA_CHANNELS];
|
|
|
|
struct mpc_dma_regs __iomem *regs;
|
|
|
|
struct mpc_dma_tcd __iomem *tcd;
|
|
|
|
int irq;
|
2010-10-27 06:52:57 +07:00
|
|
|
int irq2;
|
2010-02-05 10:42:52 +07:00
|
|
|
uint error_status;
|
2010-10-27 06:52:57 +07:00
|
|
|
int is_mpc8308;
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
/* Lock for error_status field in this structure */
|
|
|
|
spinlock_t error_status_lock;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define DRV_NAME "mpc512x_dma"
|
|
|
|
|
|
|
|
/* Convert struct dma_chan to struct mpc_dma_chan */
|
|
|
|
static inline struct mpc_dma_chan *dma_chan_to_mpc_dma_chan(struct dma_chan *c)
|
|
|
|
{
|
|
|
|
return container_of(c, struct mpc_dma_chan, chan);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Convert struct dma_chan to struct mpc_dma */
|
|
|
|
static inline struct mpc_dma *dma_chan_to_mpc_dma(struct dma_chan *c)
|
|
|
|
{
|
|
|
|
struct mpc_dma_chan *mchan = dma_chan_to_mpc_dma_chan(c);
|
|
|
|
return container_of(mchan, struct mpc_dma, channels[c->chan_id]);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Execute all queued DMA descriptors.
|
|
|
|
*
|
|
|
|
* Following requirements must be met while calling mpc_dma_execute():
|
|
|
|
* a) mchan->lock is acquired,
|
|
|
|
* b) mchan->active list is empty,
|
|
|
|
* c) mchan->queued list contains at least one entry.
|
|
|
|
*/
|
|
|
|
static void mpc_dma_execute(struct mpc_dma_chan *mchan)
|
|
|
|
{
|
|
|
|
struct mpc_dma *mdma = dma_chan_to_mpc_dma(&mchan->chan);
|
|
|
|
struct mpc_dma_desc *first = NULL;
|
|
|
|
struct mpc_dma_desc *prev = NULL;
|
|
|
|
struct mpc_dma_desc *mdesc;
|
|
|
|
int cid = mchan->chan.chan_id;
|
|
|
|
|
|
|
|
/* Move all queued descriptors to active list */
|
|
|
|
list_splice_tail_init(&mchan->queued, &mchan->active);
|
|
|
|
|
|
|
|
/* Chain descriptors into one transaction */
|
|
|
|
list_for_each_entry(mdesc, &mchan->active, node) {
|
|
|
|
if (!first)
|
|
|
|
first = mdesc;
|
|
|
|
|
|
|
|
if (!prev) {
|
|
|
|
prev = mdesc;
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
|
|
|
prev->tcd->dlast_sga = mdesc->tcd_paddr;
|
|
|
|
prev->tcd->e_sg = 1;
|
|
|
|
mdesc->tcd->start = 1;
|
|
|
|
|
|
|
|
prev = mdesc;
|
|
|
|
}
|
|
|
|
|
|
|
|
prev->tcd->int_maj = 1;
|
|
|
|
|
|
|
|
/* Send first descriptor in chain into hardware */
|
|
|
|
memcpy_toio(&mdma->tcd[cid], first->tcd, sizeof(struct mpc_dma_tcd));
|
2010-10-27 06:52:55 +07:00
|
|
|
|
|
|
|
if (first != prev)
|
|
|
|
mdma->tcd[cid].e_sg = 1;
|
2010-02-05 10:42:52 +07:00
|
|
|
out_8(&mdma->regs->dmassrt, cid);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Handle interrupt on one half of DMA controller (32 channels) */
|
|
|
|
static void mpc_dma_irq_process(struct mpc_dma *mdma, u32 is, u32 es, int off)
|
|
|
|
{
|
|
|
|
struct mpc_dma_chan *mchan;
|
|
|
|
struct mpc_dma_desc *mdesc;
|
|
|
|
u32 status = is | es;
|
|
|
|
int ch;
|
|
|
|
|
|
|
|
while ((ch = fls(status) - 1) >= 0) {
|
|
|
|
status &= ~(1 << ch);
|
|
|
|
mchan = &mdma->channels[ch + off];
|
|
|
|
|
|
|
|
spin_lock(&mchan->lock);
|
|
|
|
|
2010-10-27 06:52:56 +07:00
|
|
|
out_8(&mdma->regs->dmacint, ch + off);
|
|
|
|
out_8(&mdma->regs->dmacerr, ch + off);
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
/* Check error status */
|
|
|
|
if (es & (1 << ch))
|
|
|
|
list_for_each_entry(mdesc, &mchan->active, node)
|
|
|
|
mdesc->error = -EIO;
|
|
|
|
|
|
|
|
/* Execute queued descriptors */
|
|
|
|
list_splice_tail_init(&mchan->active, &mchan->completed);
|
|
|
|
if (!list_empty(&mchan->queued))
|
|
|
|
mpc_dma_execute(mchan);
|
|
|
|
|
|
|
|
spin_unlock(&mchan->lock);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Interrupt handler */
|
|
|
|
static irqreturn_t mpc_dma_irq(int irq, void *data)
|
|
|
|
{
|
|
|
|
struct mpc_dma *mdma = data;
|
|
|
|
uint es;
|
|
|
|
|
|
|
|
/* Save error status register */
|
|
|
|
es = in_be32(&mdma->regs->dmaes);
|
|
|
|
spin_lock(&mdma->error_status_lock);
|
|
|
|
if ((es & MPC_DMA_DMAES_VLD) && mdma->error_status == 0)
|
|
|
|
mdma->error_status = es;
|
|
|
|
spin_unlock(&mdma->error_status_lock);
|
|
|
|
|
|
|
|
/* Handle interrupt on each channel */
|
2010-10-27 06:52:57 +07:00
|
|
|
if (mdma->dma.chancnt > 32) {
|
|
|
|
mpc_dma_irq_process(mdma, in_be32(&mdma->regs->dmainth),
|
2010-02-05 10:42:52 +07:00
|
|
|
in_be32(&mdma->regs->dmaerrh), 32);
|
2010-10-27 06:52:57 +07:00
|
|
|
}
|
2010-02-05 10:42:52 +07:00
|
|
|
mpc_dma_irq_process(mdma, in_be32(&mdma->regs->dmaintl),
|
|
|
|
in_be32(&mdma->regs->dmaerrl), 0);
|
|
|
|
|
|
|
|
/* Schedule tasklet */
|
|
|
|
tasklet_schedule(&mdma->tasklet);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2011-03-31 08:57:33 +07:00
|
|
|
/* process completed descriptors */
|
2010-10-27 06:52:58 +07:00
|
|
|
static void mpc_dma_process_completed(struct mpc_dma *mdma)
|
2010-02-05 10:42:52 +07:00
|
|
|
{
|
|
|
|
dma_cookie_t last_cookie = 0;
|
|
|
|
struct mpc_dma_chan *mchan;
|
|
|
|
struct mpc_dma_desc *mdesc;
|
|
|
|
struct dma_async_tx_descriptor *desc;
|
|
|
|
unsigned long flags;
|
|
|
|
LIST_HEAD(list);
|
|
|
|
int i;
|
|
|
|
|
2010-10-27 06:52:58 +07:00
|
|
|
for (i = 0; i < mdma->dma.chancnt; i++) {
|
|
|
|
mchan = &mdma->channels[i];
|
|
|
|
|
|
|
|
/* Get all completed descriptors */
|
|
|
|
spin_lock_irqsave(&mchan->lock, flags);
|
|
|
|
if (!list_empty(&mchan->completed))
|
|
|
|
list_splice_tail_init(&mchan->completed, &list);
|
|
|
|
spin_unlock_irqrestore(&mchan->lock, flags);
|
|
|
|
|
|
|
|
if (list_empty(&list))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
/* Execute callbacks and run dependencies */
|
|
|
|
list_for_each_entry(mdesc, &list, node) {
|
|
|
|
desc = &mdesc->desc;
|
|
|
|
|
|
|
|
if (desc->callback)
|
|
|
|
desc->callback(desc->callback_param);
|
|
|
|
|
|
|
|
last_cookie = desc->cookie;
|
|
|
|
dma_run_dependencies(desc);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Free descriptors */
|
|
|
|
spin_lock_irqsave(&mchan->lock, flags);
|
|
|
|
list_splice_tail_init(&list, &mchan->free);
|
2012-03-07 05:34:06 +07:00
|
|
|
mchan->chan.completed_cookie = last_cookie;
|
2010-10-27 06:52:58 +07:00
|
|
|
spin_unlock_irqrestore(&mchan->lock, flags);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* DMA Tasklet */
|
|
|
|
static void mpc_dma_tasklet(unsigned long data)
|
|
|
|
{
|
|
|
|
struct mpc_dma *mdma = (void *)data;
|
|
|
|
unsigned long flags;
|
|
|
|
uint es;
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
spin_lock_irqsave(&mdma->error_status_lock, flags);
|
|
|
|
es = mdma->error_status;
|
|
|
|
mdma->error_status = 0;
|
|
|
|
spin_unlock_irqrestore(&mdma->error_status_lock, flags);
|
|
|
|
|
|
|
|
/* Print nice error report */
|
|
|
|
if (es) {
|
|
|
|
dev_err(mdma->dma.dev,
|
|
|
|
"Hardware reported following error(s) on channel %u:\n",
|
|
|
|
MPC_DMA_DMAES_ERRCHN(es));
|
|
|
|
|
|
|
|
if (es & MPC_DMA_DMAES_GPE)
|
|
|
|
dev_err(mdma->dma.dev, "- Group Priority Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_CPE)
|
|
|
|
dev_err(mdma->dma.dev, "- Channel Priority Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_SAE)
|
|
|
|
dev_err(mdma->dma.dev, "- Source Address Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_SOE)
|
|
|
|
dev_err(mdma->dma.dev, "- Source Offset"
|
|
|
|
" Configuration Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_DAE)
|
|
|
|
dev_err(mdma->dma.dev, "- Destination Address"
|
|
|
|
" Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_DOE)
|
|
|
|
dev_err(mdma->dma.dev, "- Destination Offset"
|
|
|
|
" Configuration Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_NCE)
|
|
|
|
dev_err(mdma->dma.dev, "- NBytes/Citter"
|
|
|
|
" Configuration Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_SGE)
|
|
|
|
dev_err(mdma->dma.dev, "- Scatter/Gather"
|
|
|
|
" Configuration Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_SBE)
|
|
|
|
dev_err(mdma->dma.dev, "- Source Bus Error\n");
|
|
|
|
if (es & MPC_DMA_DMAES_DBE)
|
|
|
|
dev_err(mdma->dma.dev, "- Destination Bus Error\n");
|
|
|
|
}
|
|
|
|
|
2010-10-27 06:52:58 +07:00
|
|
|
mpc_dma_process_completed(mdma);
|
2010-02-05 10:42:52 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Submit descriptor to hardware */
|
|
|
|
static dma_cookie_t mpc_dma_tx_submit(struct dma_async_tx_descriptor *txd)
|
|
|
|
{
|
|
|
|
struct mpc_dma_chan *mchan = dma_chan_to_mpc_dma_chan(txd->chan);
|
|
|
|
struct mpc_dma_desc *mdesc;
|
|
|
|
unsigned long flags;
|
|
|
|
dma_cookie_t cookie;
|
|
|
|
|
|
|
|
mdesc = container_of(txd, struct mpc_dma_desc, desc);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mchan->lock, flags);
|
|
|
|
|
|
|
|
/* Move descriptor to queue */
|
|
|
|
list_move_tail(&mdesc->node, &mchan->queued);
|
|
|
|
|
|
|
|
/* If channel is idle, execute all queued descriptors */
|
|
|
|
if (list_empty(&mchan->active))
|
|
|
|
mpc_dma_execute(mchan);
|
|
|
|
|
|
|
|
/* Update cookie */
|
2012-03-07 05:34:46 +07:00
|
|
|
cookie = dma_cookie_assign(txd);
|
2010-02-05 10:42:52 +07:00
|
|
|
spin_unlock_irqrestore(&mchan->lock, flags);
|
|
|
|
|
|
|
|
return cookie;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Alloc channel resources */
|
|
|
|
static int mpc_dma_alloc_chan_resources(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
struct mpc_dma *mdma = dma_chan_to_mpc_dma(chan);
|
|
|
|
struct mpc_dma_chan *mchan = dma_chan_to_mpc_dma_chan(chan);
|
|
|
|
struct mpc_dma_desc *mdesc;
|
|
|
|
struct mpc_dma_tcd *tcd;
|
|
|
|
dma_addr_t tcd_paddr;
|
|
|
|
unsigned long flags;
|
|
|
|
LIST_HEAD(descs);
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Alloc DMA memory for Transfer Control Descriptors */
|
|
|
|
tcd = dma_alloc_coherent(mdma->dma.dev,
|
|
|
|
MPC_DMA_DESCRIPTORS * sizeof(struct mpc_dma_tcd),
|
|
|
|
&tcd_paddr, GFP_KERNEL);
|
|
|
|
if (!tcd)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/* Alloc descriptors for this channel */
|
|
|
|
for (i = 0; i < MPC_DMA_DESCRIPTORS; i++) {
|
|
|
|
mdesc = kzalloc(sizeof(struct mpc_dma_desc), GFP_KERNEL);
|
|
|
|
if (!mdesc) {
|
|
|
|
dev_notice(mdma->dma.dev, "Memory allocation error. "
|
|
|
|
"Allocated only %u descriptors\n", i);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
dma_async_tx_descriptor_init(&mdesc->desc, chan);
|
|
|
|
mdesc->desc.flags = DMA_CTRL_ACK;
|
|
|
|
mdesc->desc.tx_submit = mpc_dma_tx_submit;
|
|
|
|
|
|
|
|
mdesc->tcd = &tcd[i];
|
|
|
|
mdesc->tcd_paddr = tcd_paddr + (i * sizeof(struct mpc_dma_tcd));
|
|
|
|
|
|
|
|
list_add_tail(&mdesc->node, &descs);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Return error only if no descriptors were allocated */
|
|
|
|
if (i == 0) {
|
|
|
|
dma_free_coherent(mdma->dma.dev,
|
|
|
|
MPC_DMA_DESCRIPTORS * sizeof(struct mpc_dma_tcd),
|
|
|
|
tcd, tcd_paddr);
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mchan->lock, flags);
|
|
|
|
mchan->tcd = tcd;
|
|
|
|
mchan->tcd_paddr = tcd_paddr;
|
|
|
|
list_splice_tail_init(&descs, &mchan->free);
|
|
|
|
spin_unlock_irqrestore(&mchan->lock, flags);
|
|
|
|
|
|
|
|
/* Enable Error Interrupt */
|
|
|
|
out_8(&mdma->regs->dmaseei, chan->chan_id);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Free channel resources */
|
|
|
|
static void mpc_dma_free_chan_resources(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
struct mpc_dma *mdma = dma_chan_to_mpc_dma(chan);
|
|
|
|
struct mpc_dma_chan *mchan = dma_chan_to_mpc_dma_chan(chan);
|
|
|
|
struct mpc_dma_desc *mdesc, *tmp;
|
|
|
|
struct mpc_dma_tcd *tcd;
|
|
|
|
dma_addr_t tcd_paddr;
|
|
|
|
unsigned long flags;
|
|
|
|
LIST_HEAD(descs);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mchan->lock, flags);
|
|
|
|
|
|
|
|
/* Channel must be idle */
|
|
|
|
BUG_ON(!list_empty(&mchan->prepared));
|
|
|
|
BUG_ON(!list_empty(&mchan->queued));
|
|
|
|
BUG_ON(!list_empty(&mchan->active));
|
|
|
|
BUG_ON(!list_empty(&mchan->completed));
|
|
|
|
|
|
|
|
/* Move data */
|
|
|
|
list_splice_tail_init(&mchan->free, &descs);
|
|
|
|
tcd = mchan->tcd;
|
|
|
|
tcd_paddr = mchan->tcd_paddr;
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&mchan->lock, flags);
|
|
|
|
|
|
|
|
/* Free DMA memory used by descriptors */
|
|
|
|
dma_free_coherent(mdma->dma.dev,
|
|
|
|
MPC_DMA_DESCRIPTORS * sizeof(struct mpc_dma_tcd),
|
|
|
|
tcd, tcd_paddr);
|
|
|
|
|
|
|
|
/* Free descriptors */
|
|
|
|
list_for_each_entry_safe(mdesc, tmp, &descs, node)
|
|
|
|
kfree(mdesc);
|
|
|
|
|
|
|
|
/* Disable Error Interrupt */
|
|
|
|
out_8(&mdma->regs->dmaceei, chan->chan_id);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Send all pending descriptor to hardware */
|
|
|
|
static void mpc_dma_issue_pending(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* We are posting descriptors to the hardware as soon as
|
|
|
|
* they are ready, so this function does nothing.
|
|
|
|
*/
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Check request completion status */
|
|
|
|
static enum dma_status
|
2010-03-27 06:50:49 +07:00
|
|
|
mpc_dma_tx_status(struct dma_chan *chan, dma_cookie_t cookie,
|
|
|
|
struct dma_tx_state *txstate)
|
2010-02-05 10:42:52 +07:00
|
|
|
{
|
2013-05-27 19:14:37 +07:00
|
|
|
return dma_cookie_status(chan, cookie, txstate);
|
2010-02-05 10:42:52 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Prepare descriptor for memory to memory copy */
|
|
|
|
static struct dma_async_tx_descriptor *
|
|
|
|
mpc_dma_prep_memcpy(struct dma_chan *chan, dma_addr_t dst, dma_addr_t src,
|
|
|
|
size_t len, unsigned long flags)
|
|
|
|
{
|
2010-10-27 06:52:57 +07:00
|
|
|
struct mpc_dma *mdma = dma_chan_to_mpc_dma(chan);
|
2010-02-05 10:42:52 +07:00
|
|
|
struct mpc_dma_chan *mchan = dma_chan_to_mpc_dma_chan(chan);
|
|
|
|
struct mpc_dma_desc *mdesc = NULL;
|
|
|
|
struct mpc_dma_tcd *tcd;
|
|
|
|
unsigned long iflags;
|
|
|
|
|
|
|
|
/* Get free descriptor */
|
|
|
|
spin_lock_irqsave(&mchan->lock, iflags);
|
|
|
|
if (!list_empty(&mchan->free)) {
|
|
|
|
mdesc = list_first_entry(&mchan->free, struct mpc_dma_desc,
|
|
|
|
node);
|
|
|
|
list_del(&mdesc->node);
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&mchan->lock, iflags);
|
|
|
|
|
2010-10-27 06:52:58 +07:00
|
|
|
if (!mdesc) {
|
|
|
|
/* try to free completed descriptors */
|
|
|
|
mpc_dma_process_completed(mdma);
|
2010-02-05 10:42:52 +07:00
|
|
|
return NULL;
|
2010-10-27 06:52:58 +07:00
|
|
|
}
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
mdesc->error = 0;
|
|
|
|
tcd = mdesc->tcd;
|
|
|
|
|
|
|
|
/* Prepare Transfer Control Descriptor for this transaction */
|
|
|
|
memset(tcd, 0, sizeof(struct mpc_dma_tcd));
|
|
|
|
|
|
|
|
if (IS_ALIGNED(src | dst | len, 32)) {
|
|
|
|
tcd->ssize = MPC_DMA_TSIZE_32;
|
|
|
|
tcd->dsize = MPC_DMA_TSIZE_32;
|
|
|
|
tcd->soff = 32;
|
|
|
|
tcd->doff = 32;
|
2010-10-27 06:52:57 +07:00
|
|
|
} else if (!mdma->is_mpc8308 && IS_ALIGNED(src | dst | len, 16)) {
|
|
|
|
/* MPC8308 doesn't support 16 byte transfers */
|
2010-02-05 10:42:52 +07:00
|
|
|
tcd->ssize = MPC_DMA_TSIZE_16;
|
|
|
|
tcd->dsize = MPC_DMA_TSIZE_16;
|
|
|
|
tcd->soff = 16;
|
|
|
|
tcd->doff = 16;
|
|
|
|
} else if (IS_ALIGNED(src | dst | len, 4)) {
|
|
|
|
tcd->ssize = MPC_DMA_TSIZE_4;
|
|
|
|
tcd->dsize = MPC_DMA_TSIZE_4;
|
|
|
|
tcd->soff = 4;
|
|
|
|
tcd->doff = 4;
|
|
|
|
} else if (IS_ALIGNED(src | dst | len, 2)) {
|
|
|
|
tcd->ssize = MPC_DMA_TSIZE_2;
|
|
|
|
tcd->dsize = MPC_DMA_TSIZE_2;
|
|
|
|
tcd->soff = 2;
|
|
|
|
tcd->doff = 2;
|
|
|
|
} else {
|
|
|
|
tcd->ssize = MPC_DMA_TSIZE_1;
|
|
|
|
tcd->dsize = MPC_DMA_TSIZE_1;
|
|
|
|
tcd->soff = 1;
|
|
|
|
tcd->doff = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
tcd->saddr = src;
|
|
|
|
tcd->daddr = dst;
|
|
|
|
tcd->nbytes = len;
|
|
|
|
tcd->biter = 1;
|
|
|
|
tcd->citer = 1;
|
|
|
|
|
|
|
|
/* Place descriptor in prepared list */
|
|
|
|
spin_lock_irqsave(&mchan->lock, iflags);
|
|
|
|
list_add_tail(&mdesc->node, &mchan->prepared);
|
|
|
|
spin_unlock_irqrestore(&mchan->lock, iflags);
|
|
|
|
|
|
|
|
return &mdesc->desc;
|
|
|
|
}
|
|
|
|
|
2012-11-20 01:22:55 +07:00
|
|
|
static int mpc_dma_probe(struct platform_device *op)
|
2010-02-05 10:42:52 +07:00
|
|
|
{
|
2010-05-31 23:39:13 +07:00
|
|
|
struct device_node *dn = op->dev.of_node;
|
2010-02-05 10:42:52 +07:00
|
|
|
struct device *dev = &op->dev;
|
|
|
|
struct dma_device *dma;
|
|
|
|
struct mpc_dma *mdma;
|
|
|
|
struct mpc_dma_chan *mchan;
|
|
|
|
struct resource res;
|
|
|
|
ulong regs_start, regs_size;
|
|
|
|
int retval, i;
|
|
|
|
|
|
|
|
mdma = devm_kzalloc(dev, sizeof(struct mpc_dma), GFP_KERNEL);
|
|
|
|
if (!mdma) {
|
|
|
|
dev_err(dev, "Memory exhausted!\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
mdma->irq = irq_of_parse_and_map(dn, 0);
|
|
|
|
if (mdma->irq == NO_IRQ) {
|
|
|
|
dev_err(dev, "Error mapping IRQ!\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2010-10-27 06:52:57 +07:00
|
|
|
if (of_device_is_compatible(dn, "fsl,mpc8308-dma")) {
|
|
|
|
mdma->is_mpc8308 = 1;
|
|
|
|
mdma->irq2 = irq_of_parse_and_map(dn, 1);
|
|
|
|
if (mdma->irq2 == NO_IRQ) {
|
|
|
|
dev_err(dev, "Error mapping IRQ!\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
retval = of_address_to_resource(dn, 0, &res);
|
|
|
|
if (retval) {
|
|
|
|
dev_err(dev, "Error parsing memory region!\n");
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
|
|
|
regs_start = res.start;
|
2010-05-06 16:58:55 +07:00
|
|
|
regs_size = resource_size(&res);
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
if (!devm_request_mem_region(dev, regs_start, regs_size, DRV_NAME)) {
|
|
|
|
dev_err(dev, "Error requesting memory region!\n");
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
mdma->regs = devm_ioremap(dev, regs_start, regs_size);
|
|
|
|
if (!mdma->regs) {
|
|
|
|
dev_err(dev, "Error mapping memory region!\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
mdma->tcd = (struct mpc_dma_tcd *)((u8 *)(mdma->regs)
|
|
|
|
+ MPC_DMA_TCD_OFFSET);
|
|
|
|
|
|
|
|
retval = devm_request_irq(dev, mdma->irq, &mpc_dma_irq, 0, DRV_NAME,
|
|
|
|
mdma);
|
|
|
|
if (retval) {
|
|
|
|
dev_err(dev, "Error requesting IRQ!\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2010-10-27 06:52:57 +07:00
|
|
|
if (mdma->is_mpc8308) {
|
|
|
|
retval = devm_request_irq(dev, mdma->irq2, &mpc_dma_irq, 0,
|
|
|
|
DRV_NAME, mdma);
|
|
|
|
if (retval) {
|
|
|
|
dev_err(dev, "Error requesting IRQ2!\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-02-05 10:42:52 +07:00
|
|
|
spin_lock_init(&mdma->error_status_lock);
|
|
|
|
|
|
|
|
dma = &mdma->dma;
|
|
|
|
dma->dev = dev;
|
2010-10-27 06:52:57 +07:00
|
|
|
if (!mdma->is_mpc8308)
|
|
|
|
dma->chancnt = MPC_DMA_CHANNELS;
|
|
|
|
else
|
|
|
|
dma->chancnt = 16; /* MPC8308 DMA has only 16 channels */
|
2010-02-05 10:42:52 +07:00
|
|
|
dma->device_alloc_chan_resources = mpc_dma_alloc_chan_resources;
|
|
|
|
dma->device_free_chan_resources = mpc_dma_free_chan_resources;
|
|
|
|
dma->device_issue_pending = mpc_dma_issue_pending;
|
2010-03-27 06:50:49 +07:00
|
|
|
dma->device_tx_status = mpc_dma_tx_status;
|
2010-02-05 10:42:52 +07:00
|
|
|
dma->device_prep_dma_memcpy = mpc_dma_prep_memcpy;
|
|
|
|
|
|
|
|
INIT_LIST_HEAD(&dma->channels);
|
|
|
|
dma_cap_set(DMA_MEMCPY, dma->cap_mask);
|
|
|
|
|
|
|
|
for (i = 0; i < dma->chancnt; i++) {
|
|
|
|
mchan = &mdma->channels[i];
|
|
|
|
|
|
|
|
mchan->chan.device = dma;
|
2012-03-07 05:35:47 +07:00
|
|
|
dma_cookie_init(&mchan->chan);
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
INIT_LIST_HEAD(&mchan->free);
|
|
|
|
INIT_LIST_HEAD(&mchan->prepared);
|
|
|
|
INIT_LIST_HEAD(&mchan->queued);
|
|
|
|
INIT_LIST_HEAD(&mchan->active);
|
|
|
|
INIT_LIST_HEAD(&mchan->completed);
|
|
|
|
|
|
|
|
spin_lock_init(&mchan->lock);
|
|
|
|
list_add_tail(&mchan->chan.device_node, &dma->channels);
|
|
|
|
}
|
|
|
|
|
|
|
|
tasklet_init(&mdma->tasklet, mpc_dma_tasklet, (unsigned long)mdma);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Configure DMA Engine:
|
|
|
|
* - Dynamic clock,
|
|
|
|
* - Round-robin group arbitration,
|
|
|
|
* - Round-robin channel arbitration.
|
|
|
|
*/
|
2010-10-27 06:52:57 +07:00
|
|
|
if (!mdma->is_mpc8308) {
|
|
|
|
out_be32(&mdma->regs->dmacr, MPC_DMA_DMACR_EDCG |
|
|
|
|
MPC_DMA_DMACR_ERGA | MPC_DMA_DMACR_ERCA);
|
|
|
|
|
|
|
|
/* Disable hardware DMA requests */
|
|
|
|
out_be32(&mdma->regs->dmaerqh, 0);
|
|
|
|
out_be32(&mdma->regs->dmaerql, 0);
|
|
|
|
|
|
|
|
/* Disable error interrupts */
|
|
|
|
out_be32(&mdma->regs->dmaeeih, 0);
|
|
|
|
out_be32(&mdma->regs->dmaeeil, 0);
|
|
|
|
|
|
|
|
/* Clear interrupts status */
|
|
|
|
out_be32(&mdma->regs->dmainth, 0xFFFFFFFF);
|
|
|
|
out_be32(&mdma->regs->dmaintl, 0xFFFFFFFF);
|
|
|
|
out_be32(&mdma->regs->dmaerrh, 0xFFFFFFFF);
|
|
|
|
out_be32(&mdma->regs->dmaerrl, 0xFFFFFFFF);
|
|
|
|
|
|
|
|
/* Route interrupts to IPIC */
|
|
|
|
out_be32(&mdma->regs->dmaihsa, 0);
|
|
|
|
out_be32(&mdma->regs->dmailsa, 0);
|
|
|
|
} else {
|
|
|
|
/* MPC8308 has 16 channels and lacks some registers */
|
|
|
|
out_be32(&mdma->regs->dmacr, MPC_DMA_DMACR_ERCA);
|
|
|
|
|
|
|
|
/* enable snooping */
|
|
|
|
out_be32(&mdma->regs->dmagpor, MPC_DMA_DMAGPOR_SNOOP_ENABLE);
|
|
|
|
/* Disable error interrupts */
|
|
|
|
out_be32(&mdma->regs->dmaeeil, 0);
|
|
|
|
|
|
|
|
/* Clear interrupts status */
|
|
|
|
out_be32(&mdma->regs->dmaintl, 0xFFFF);
|
|
|
|
out_be32(&mdma->regs->dmaerrl, 0xFFFF);
|
|
|
|
}
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
/* Register DMA engine */
|
|
|
|
dev_set_drvdata(dev, mdma);
|
|
|
|
retval = dma_async_device_register(dma);
|
|
|
|
if (retval) {
|
|
|
|
devm_free_irq(dev, mdma->irq, mdma);
|
|
|
|
irq_dispose_mapping(mdma->irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
2012-12-22 06:09:59 +07:00
|
|
|
static int mpc_dma_remove(struct platform_device *op)
|
2010-02-05 10:42:52 +07:00
|
|
|
{
|
|
|
|
struct device *dev = &op->dev;
|
|
|
|
struct mpc_dma *mdma = dev_get_drvdata(dev);
|
|
|
|
|
|
|
|
dma_async_device_unregister(&mdma->dma);
|
|
|
|
devm_free_irq(dev, mdma->irq, mdma);
|
|
|
|
irq_dispose_mapping(mdma->irq);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct of_device_id mpc_dma_match[] = {
|
|
|
|
{ .compatible = "fsl,mpc5121-dma", },
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
|
2011-02-23 09:59:54 +07:00
|
|
|
static struct platform_driver mpc_dma_driver = {
|
2010-02-05 10:42:52 +07:00
|
|
|
.probe = mpc_dma_probe,
|
2012-11-20 01:20:04 +07:00
|
|
|
.remove = mpc_dma_remove,
|
2010-05-31 23:39:13 +07:00
|
|
|
.driver = {
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.of_match_table = mpc_dma_match,
|
2010-02-05 10:42:52 +07:00
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2011-11-26 14:11:12 +07:00
|
|
|
module_platform_driver(mpc_dma_driver);
|
2010-02-05 10:42:52 +07:00
|
|
|
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_AUTHOR("Piotr Ziecik <kosmo@semihalf.com>");
|