mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
|
/*
|
||
|
|
* Purna Chandra Mandal,<purna.mandal@microchip.com>
|
||
|
|
* Copyright (C) 2015 Microchip Technology Inc. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can distribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License (Version 2) as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
||
|
|
* for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_
|
||
|
|
#define _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_
|
||
|
|
|
||
|
|
/* clock output indices */
|
||
|
|
#define POSCCLK 0
|
||
|
|
#define FRCCLK 1
|
||
|
|
#define BFRCCLK 2
|
||
|
|
#define LPRCCLK 3
|
||
|
|
#define SOSCCLK 4
|
||
|
|
#define FRCDIVCLK 5
|
||
|
|
#define PLLCLK 6
|
||
|
|
#define SCLK 7
|
||
|
|
#define PB1CLK 8
|
||
|
|
#define PB2CLK 9
|
||
|
|
#define PB3CLK 10
|
||
|
|
#define PB4CLK 11
|
||
|
|
#define PB5CLK 12
|
||
|
|
#define PB6CLK 13
|
||
|
|
#define PB7CLK 14
|
||
|
|
#define REF1CLK 15
|
||
|
|
#define REF2CLK 16
|
||
|
|
#define REF3CLK 17
|
||
|
|
#define REF4CLK 18
|
||
|
|
#define REF5CLK 19
|
||
|
|
#define UPLLCLK 20
|
||
|
|
#define MAXCLKS 21
|
||
|
|
|
||
|
|
#endif /* _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_ */
|