2018-12-28 15:31:49 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2006-09-27 14:43:28 +07:00
|
|
|
/*
|
2011-01-07 10:02:11 +07:00
|
|
|
* arch/sh/drivers/pci/fixups-landisk.c
|
2006-09-27 14:43:28 +07:00
|
|
|
*
|
|
|
|
* PCI initialization for the I-O DATA Device, Inc. LANDISK board
|
|
|
|
*
|
|
|
|
* Copyright (C) 2006 kogiidena
|
2011-01-07 10:02:11 +07:00
|
|
|
* Copyright (C) 2010 Nobuhiro Iwamatsu
|
2006-09-27 14:43:28 +07:00
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/pci.h>
|
2012-05-18 15:42:29 +07:00
|
|
|
#include <linux/sh_intc.h>
|
2006-09-27 14:43:28 +07:00
|
|
|
#include "pci-sh4.h"
|
|
|
|
|
2011-01-07 10:02:11 +07:00
|
|
|
#define PCIMCR_MRSET_OFF 0xBFFFFFFF
|
|
|
|
#define PCIMCR_RFSH_OFF 0xFFFFFFFB
|
|
|
|
|
2011-06-10 21:30:21 +07:00
|
|
|
int pcibios_map_platform_irq(const struct pci_dev *pdev, u8 slot, u8 pin)
|
2006-09-27 14:43:28 +07:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* slot0: pin1-4 = irq5,6,7,8
|
|
|
|
* slot1: pin1-4 = irq6,7,8,5
|
|
|
|
* slot2: pin1-4 = irq7,8,5,6
|
|
|
|
* slot3: pin1-4 = irq8,5,6,7
|
|
|
|
*/
|
2012-05-18 15:42:29 +07:00
|
|
|
int irq = ((slot + pin - 1) & 0x3) + evt2irq(0x2a0);
|
2006-09-27 14:43:28 +07:00
|
|
|
|
|
|
|
if ((slot | (pin - 1)) > 0x3) {
|
2011-01-07 10:02:11 +07:00
|
|
|
printk(KERN_WARNING "PCI: Bad IRQ mapping request for slot %d pin %c\n",
|
2006-09-27 14:43:28 +07:00
|
|
|
slot, pin - 1 + 'A');
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
return irq;
|
|
|
|
}
|
2011-01-07 10:02:11 +07:00
|
|
|
|
|
|
|
int pci_fixup_pcic(struct pci_channel *chan)
|
|
|
|
{
|
|
|
|
unsigned long bcr1, mcr;
|
|
|
|
|
|
|
|
bcr1 = __raw_readl(SH7751_BCR1);
|
|
|
|
bcr1 |= 0x40080000; /* Enable Bit 19 BREQEN, set PCIC to slave */
|
|
|
|
pci_write_reg(chan, bcr1, SH4_PCIBCR1);
|
|
|
|
|
|
|
|
mcr = __raw_readl(SH7751_MCR);
|
|
|
|
mcr = (mcr & PCIMCR_MRSET_OFF) & PCIMCR_RFSH_OFF;
|
|
|
|
pci_write_reg(chan, mcr, SH4_PCIMCR);
|
|
|
|
|
|
|
|
pci_write_reg(chan, 0x0c000000, SH7751_PCICONF5);
|
|
|
|
pci_write_reg(chan, 0xd0000000, SH7751_PCICONF6);
|
|
|
|
pci_write_reg(chan, 0x0c000000, SH4_PCILAR0);
|
|
|
|
pci_write_reg(chan, 0x00000000, SH4_PCILAR1);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|