2016-06-30 02:05:23 +07:00
|
|
|
#ifndef _CCU_MULT_H_
|
|
|
|
#define _CCU_MULT_H_
|
|
|
|
|
2016-08-30 15:38:07 +07:00
|
|
|
#include "ccu_common.h"
|
|
|
|
#include "ccu_mux.h"
|
|
|
|
|
2016-06-30 02:05:23 +07:00
|
|
|
struct _ccu_mult {
|
|
|
|
u8 shift;
|
|
|
|
u8 width;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define _SUNXI_CCU_MULT(_shift, _width) \
|
|
|
|
{ \
|
|
|
|
.shift = _shift, \
|
|
|
|
.width = _width, \
|
|
|
|
}
|
|
|
|
|
2016-08-30 15:38:07 +07:00
|
|
|
struct ccu_mult {
|
|
|
|
u32 enable;
|
|
|
|
|
|
|
|
struct _ccu_mult mult;
|
|
|
|
struct ccu_mux_internal mux;
|
|
|
|
struct ccu_common common;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define SUNXI_CCU_N_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \
|
|
|
|
_mshift, _mwidth, _gate, _lock, \
|
|
|
|
_flags) \
|
|
|
|
struct ccu_mult _struct = { \
|
|
|
|
.enable = _gate, \
|
|
|
|
.mult = _SUNXI_CCU_MULT(_mshift, _mwidth), \
|
|
|
|
.common = { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.hw.init = CLK_HW_INIT(_name, \
|
|
|
|
_parent, \
|
|
|
|
&ccu_mult_ops, \
|
|
|
|
_flags), \
|
|
|
|
}, \
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct ccu_mult *hw_to_ccu_mult(struct clk_hw *hw)
|
|
|
|
{
|
|
|
|
struct ccu_common *common = hw_to_ccu_common(hw);
|
|
|
|
|
|
|
|
return container_of(common, struct ccu_mult, common);
|
|
|
|
}
|
|
|
|
|
|
|
|
extern const struct clk_ops ccu_mult_ops;
|
|
|
|
|
2016-06-30 02:05:23 +07:00
|
|
|
#endif /* _CCU_MULT_H_ */
|