2005-09-21 03:45:26 +07:00
|
|
|
#ifndef _ASM_POWERPC_AUXVEC_H
|
|
|
|
|
#define _ASM_POWERPC_AUXVEC_H
|
2005-09-07 05:16:49 +07:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* We need to put in some extra aux table entries to tell glibc what
|
|
|
|
|
* the cache block size is, so it can use the dcbz instruction safely.
|
|
|
|
|
*/
|
|
|
|
|
#define AT_DCACHEBSIZE 19
|
|
|
|
|
#define AT_ICACHEBSIZE 20
|
|
|
|
|
#define AT_UCACHEBSIZE 21
|
|
|
|
|
/* A special ignored type value for PPC, for glibc compatibility. */
|
|
|
|
|
#define AT_IGNOREPPC 22
|
|
|
|
|
|
|
|
|
|
/* The vDSO location. We have to use the same value as x86 for glibc's
|
|
|
|
|
* sake :-)
|
|
|
|
|
*/
|
|
|
|
|
#define AT_SYSINFO_EHDR 33
|
|
|
|
|
|
2005-09-21 03:45:26 +07:00
|
|
|
#endif
|
