2009-09-19 07:17:20 +07:00
|
|
|
/*
|
|
|
|
* adv7180.c Analog Devices ADV7180 video decoder driver
|
|
|
|
* Copyright (c) 2009 Intel Corporation
|
2013-05-30 00:50:57 +07:00
|
|
|
* Copyright (C) 2013 Cogent Embedded, Inc.
|
|
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
2009-09-19 07:17:20 +07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/i2c.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/slab.h>
|
2009-09-19 07:17:20 +07:00
|
|
|
#include <media/v4l2-ioctl.h>
|
|
|
|
#include <linux/videodev2.h>
|
|
|
|
#include <media/v4l2-device.h>
|
2012-07-11 21:29:33 +07:00
|
|
|
#include <media/v4l2-ctrls.h>
|
2009-09-22 16:07:06 +07:00
|
|
|
#include <linux/mutex.h>
|
2015-01-23 22:52:25 +07:00
|
|
|
#include <linux/delay.h>
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
#define ADV7180_STD_AD_PAL_BG_NTSC_J_SECAM 0x0
|
|
|
|
#define ADV7180_STD_AD_PAL_BG_NTSC_J_SECAM_PED 0x1
|
|
|
|
#define ADV7180_STD_AD_PAL_N_NTSC_J_SECAM 0x2
|
|
|
|
#define ADV7180_STD_AD_PAL_N_NTSC_M_SECAM 0x3
|
|
|
|
#define ADV7180_STD_NTSC_J 0x4
|
|
|
|
#define ADV7180_STD_NTSC_M 0x5
|
|
|
|
#define ADV7180_STD_PAL60 0x6
|
|
|
|
#define ADV7180_STD_NTSC_443 0x7
|
|
|
|
#define ADV7180_STD_PAL_BG 0x8
|
|
|
|
#define ADV7180_STD_PAL_N 0x9
|
|
|
|
#define ADV7180_STD_PAL_M 0xa
|
|
|
|
#define ADV7180_STD_PAL_M_PED 0xb
|
|
|
|
#define ADV7180_STD_PAL_COMB_N 0xc
|
|
|
|
#define ADV7180_STD_PAL_COMB_N_PED 0xd
|
|
|
|
#define ADV7180_STD_PAL_SECAM 0xe
|
|
|
|
#define ADV7180_STD_PAL_SECAM_PED 0xf
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_INPUT_CONTROL 0x0000
|
2012-04-12 22:39:36 +07:00
|
|
|
#define ADV7180_INPUT_CONTROL_INSEL_MASK 0x0f
|
2009-09-22 16:05:42 +07:00
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
#define ADV7182_REG_INPUT_VIDSEL 0x0002
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_EXTENDED_OUTPUT_CONTROL 0x0004
|
2009-09-22 16:07:06 +07:00
|
|
|
#define ADV7180_EXTENDED_OUTPUT_CONTROL_NTSCDIS 0xC5
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:23 +07:00
|
|
|
#define ADV7180_REG_AUTODETECT_ENABLE 0x07
|
2009-09-22 16:07:06 +07:00
|
|
|
#define ADV7180_AUTODETECT_DEFAULT 0x7f
|
2012-07-11 21:29:33 +07:00
|
|
|
/* Contrast */
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_CON 0x0008 /*Unsigned */
|
2012-07-11 21:29:33 +07:00
|
|
|
#define ADV7180_CON_MIN 0
|
|
|
|
#define ADV7180_CON_DEF 128
|
|
|
|
#define ADV7180_CON_MAX 255
|
|
|
|
/* Brightness*/
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_BRI 0x000a /*Signed */
|
2012-07-11 21:29:33 +07:00
|
|
|
#define ADV7180_BRI_MIN -128
|
|
|
|
#define ADV7180_BRI_DEF 0
|
|
|
|
#define ADV7180_BRI_MAX 127
|
|
|
|
/* Hue */
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_HUE 0x000b /*Signed, inverted */
|
2012-07-11 21:29:33 +07:00
|
|
|
#define ADV7180_HUE_MIN -127
|
|
|
|
#define ADV7180_HUE_DEF 0
|
|
|
|
#define ADV7180_HUE_MAX 128
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_CTRL 0x000e
|
2015-01-23 22:52:23 +07:00
|
|
|
#define ADV7180_CTRL_IRQ_SPACE 0x20
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:23 +07:00
|
|
|
#define ADV7180_REG_PWR_MAN 0x0f
|
2012-04-12 22:39:36 +07:00
|
|
|
#define ADV7180_PWR_MAN_ON 0x04
|
|
|
|
#define ADV7180_PWR_MAN_OFF 0x24
|
|
|
|
#define ADV7180_PWR_MAN_RES 0x80
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_STATUS1 0x0010
|
2009-09-22 16:05:42 +07:00
|
|
|
#define ADV7180_STATUS1_IN_LOCK 0x01
|
|
|
|
#define ADV7180_STATUS1_AUTOD_MASK 0x70
|
2009-09-19 07:17:20 +07:00
|
|
|
#define ADV7180_STATUS1_AUTOD_NTSM_M_J 0x00
|
|
|
|
#define ADV7180_STATUS1_AUTOD_NTSC_4_43 0x10
|
|
|
|
#define ADV7180_STATUS1_AUTOD_PAL_M 0x20
|
|
|
|
#define ADV7180_STATUS1_AUTOD_PAL_60 0x30
|
|
|
|
#define ADV7180_STATUS1_AUTOD_PAL_B_G 0x40
|
|
|
|
#define ADV7180_STATUS1_AUTOD_SECAM 0x50
|
|
|
|
#define ADV7180_STATUS1_AUTOD_PAL_COMB 0x60
|
|
|
|
#define ADV7180_STATUS1_AUTOD_SECAM_525 0x70
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_IDENT 0x0011
|
2009-09-19 07:17:20 +07:00
|
|
|
#define ADV7180_ID_7180 0x18
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_ICONF1 0x0040
|
2009-09-22 16:07:06 +07:00
|
|
|
#define ADV7180_ICONF1_ACTIVE_LOW 0x01
|
|
|
|
#define ADV7180_ICONF1_PSYNC_ONLY 0x10
|
|
|
|
#define ADV7180_ICONF1_ACTIVE_TO_CLR 0xC0
|
2012-07-11 21:29:33 +07:00
|
|
|
/* Saturation */
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_SD_SAT_CB 0x00e3 /*Unsigned */
|
|
|
|
#define ADV7180_REG_SD_SAT_CR 0x00e4 /*Unsigned */
|
2012-07-11 21:29:33 +07:00
|
|
|
#define ADV7180_SAT_MIN 0
|
|
|
|
#define ADV7180_SAT_DEF 128
|
|
|
|
#define ADV7180_SAT_MAX 255
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2009-09-22 16:07:06 +07:00
|
|
|
#define ADV7180_IRQ1_LOCK 0x01
|
|
|
|
#define ADV7180_IRQ1_UNLOCK 0x02
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_ISR1 0x0042
|
|
|
|
#define ADV7180_REG_ICR1 0x0043
|
|
|
|
#define ADV7180_REG_IMR1 0x0044
|
|
|
|
#define ADV7180_REG_IMR2 0x0048
|
2009-09-22 16:07:06 +07:00
|
|
|
#define ADV7180_IRQ3_AD_CHANGE 0x08
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_ISR3 0x004A
|
|
|
|
#define ADV7180_REG_ICR3 0x004B
|
|
|
|
#define ADV7180_REG_IMR3 0x004C
|
2015-01-23 22:52:23 +07:00
|
|
|
#define ADV7180_REG_IMR4 0x50
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
#define ADV7180_REG_NTSC_V_BIT_END 0x00E6
|
2012-04-12 22:39:36 +07:00
|
|
|
#define ADV7180_NTSC_V_BIT_END_MANUAL_NVEND 0x4F
|
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
#define ADV7180_REG_VPP_SLAVE_ADDR 0xFD
|
2015-01-23 22:52:31 +07:00
|
|
|
#define ADV7180_REG_CSI_SLAVE_ADDR 0xFE
|
|
|
|
|
2015-01-23 22:52:33 +07:00
|
|
|
#define ADV7180_REG_FLCONTROL 0x40e0
|
|
|
|
#define ADV7180_FLCONTROL_FL_ENABLE 0x1
|
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
#define ADV7180_CSI_REG_PWRDN 0x00
|
|
|
|
#define ADV7180_CSI_PWRDN 0x80
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
#define ADV7180_INPUT_CVBS_AIN1 0x00
|
|
|
|
#define ADV7180_INPUT_CVBS_AIN2 0x01
|
|
|
|
#define ADV7180_INPUT_CVBS_AIN3 0x02
|
|
|
|
#define ADV7180_INPUT_CVBS_AIN4 0x03
|
|
|
|
#define ADV7180_INPUT_CVBS_AIN5 0x04
|
|
|
|
#define ADV7180_INPUT_CVBS_AIN6 0x05
|
|
|
|
#define ADV7180_INPUT_SVIDEO_AIN1_AIN2 0x06
|
|
|
|
#define ADV7180_INPUT_SVIDEO_AIN3_AIN4 0x07
|
|
|
|
#define ADV7180_INPUT_SVIDEO_AIN5_AIN6 0x08
|
|
|
|
#define ADV7180_INPUT_YPRPB_AIN1_AIN2_AIN3 0x09
|
|
|
|
#define ADV7180_INPUT_YPRPB_AIN4_AIN5_AIN6 0x0a
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
#define ADV7182_INPUT_CVBS_AIN1 0x00
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN2 0x01
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN3 0x02
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN4 0x03
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN5 0x04
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN6 0x05
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN7 0x06
|
|
|
|
#define ADV7182_INPUT_CVBS_AIN8 0x07
|
|
|
|
#define ADV7182_INPUT_SVIDEO_AIN1_AIN2 0x08
|
|
|
|
#define ADV7182_INPUT_SVIDEO_AIN3_AIN4 0x09
|
|
|
|
#define ADV7182_INPUT_SVIDEO_AIN5_AIN6 0x0a
|
|
|
|
#define ADV7182_INPUT_SVIDEO_AIN7_AIN8 0x0b
|
|
|
|
#define ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3 0x0c
|
|
|
|
#define ADV7182_INPUT_YPRPB_AIN4_AIN5_AIN6 0x0d
|
|
|
|
#define ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2 0x0e
|
|
|
|
#define ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4 0x0f
|
|
|
|
#define ADV7182_INPUT_DIFF_CVBS_AIN5_AIN6 0x10
|
|
|
|
#define ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8 0x11
|
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
#define ADV7180_DEFAULT_CSI_I2C_ADDR 0x44
|
2015-01-23 22:52:32 +07:00
|
|
|
#define ADV7180_DEFAULT_VPP_I2C_ADDR 0x42
|
2015-01-23 22:52:31 +07:00
|
|
|
|
2015-01-23 22:52:33 +07:00
|
|
|
#define V4L2_CID_ADV_FAST_SWITCH (V4L2_CID_USER_ADV7180_BASE + 0x00)
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
struct adv7180_state;
|
|
|
|
|
|
|
|
#define ADV7180_FLAG_RESET_POWERED BIT(0)
|
2015-01-23 22:52:30 +07:00
|
|
|
#define ADV7180_FLAG_V2 BIT(1)
|
2015-01-23 22:52:31 +07:00
|
|
|
#define ADV7180_FLAG_MIPI_CSI2 BIT(2)
|
2015-01-23 22:52:32 +07:00
|
|
|
#define ADV7180_FLAG_I2P BIT(3)
|
2015-01-23 22:52:28 +07:00
|
|
|
|
|
|
|
struct adv7180_chip_info {
|
|
|
|
unsigned int flags;
|
|
|
|
unsigned int valid_input_mask;
|
|
|
|
int (*set_std)(struct adv7180_state *st, unsigned int std);
|
|
|
|
int (*select_input)(struct adv7180_state *st, unsigned int input);
|
|
|
|
int (*init)(struct adv7180_state *state);
|
|
|
|
};
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
struct adv7180_state {
|
2012-07-11 21:29:33 +07:00
|
|
|
struct v4l2_ctrl_handler ctrl_hdl;
|
2009-09-22 16:06:34 +07:00
|
|
|
struct v4l2_subdev sd;
|
2015-01-23 22:52:26 +07:00
|
|
|
struct media_pad pad;
|
2009-09-22 16:07:06 +07:00
|
|
|
struct mutex mutex; /* mutual excl. when accessing chip */
|
|
|
|
int irq;
|
2009-09-22 16:06:34 +07:00
|
|
|
v4l2_std_id curr_norm;
|
|
|
|
bool autodetect;
|
2014-03-11 00:05:39 +07:00
|
|
|
bool powered;
|
2012-04-12 22:39:36 +07:00
|
|
|
u8 input;
|
2015-01-23 22:52:24 +07:00
|
|
|
|
|
|
|
struct i2c_client *client;
|
|
|
|
unsigned int register_page;
|
2015-01-23 22:52:31 +07:00
|
|
|
struct i2c_client *csi_client;
|
2015-01-23 22:52:32 +07:00
|
|
|
struct i2c_client *vpp_client;
|
2015-01-23 22:52:28 +07:00
|
|
|
const struct adv7180_chip_info *chip_info;
|
2015-01-23 22:52:32 +07:00
|
|
|
enum v4l2_field field;
|
2009-09-19 07:17:20 +07:00
|
|
|
};
|
2012-07-11 21:29:33 +07:00
|
|
|
#define to_adv7180_sd(_ctrl) (&container_of(_ctrl->handler, \
|
|
|
|
struct adv7180_state, \
|
|
|
|
ctrl_hdl)->sd)
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
static int adv7180_select_page(struct adv7180_state *state, unsigned int page)
|
|
|
|
{
|
|
|
|
if (state->register_page != page) {
|
|
|
|
i2c_smbus_write_byte_data(state->client, ADV7180_REG_CTRL,
|
|
|
|
page);
|
|
|
|
state->register_page = page;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_write(struct adv7180_state *state, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
lockdep_assert_held(&state->mutex);
|
|
|
|
adv7180_select_page(state, reg >> 8);
|
|
|
|
return i2c_smbus_write_byte_data(state->client, reg & 0xff, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_read(struct adv7180_state *state, unsigned int reg)
|
|
|
|
{
|
|
|
|
lockdep_assert_held(&state->mutex);
|
|
|
|
adv7180_select_page(state, reg >> 8);
|
|
|
|
return i2c_smbus_read_byte_data(state->client, reg & 0xff);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
static int adv7180_csi_write(struct adv7180_state *state, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
return i2c_smbus_write_byte_data(state->csi_client, reg, value);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
static int adv7180_set_video_standard(struct adv7180_state *state,
|
|
|
|
unsigned int std)
|
|
|
|
{
|
|
|
|
return state->chip_info->set_std(state, std);
|
|
|
|
}
|
2015-01-23 22:52:24 +07:00
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
static int adv7180_vpp_write(struct adv7180_state *state, unsigned int reg,
|
|
|
|
unsigned int value)
|
|
|
|
{
|
|
|
|
return i2c_smbus_write_byte_data(state->vpp_client, reg, value);
|
|
|
|
}
|
|
|
|
|
2009-09-22 16:05:42 +07:00
|
|
|
static v4l2_std_id adv7180_std_to_v4l2(u8 status1)
|
2009-09-19 07:17:20 +07:00
|
|
|
{
|
2013-04-12 04:06:46 +07:00
|
|
|
/* in case V4L2_IN_ST_NO_SIGNAL */
|
|
|
|
if (!(status1 & ADV7180_STATUS1_IN_LOCK))
|
|
|
|
return V4L2_STD_UNKNOWN;
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
switch (status1 & ADV7180_STATUS1_AUTOD_MASK) {
|
|
|
|
case ADV7180_STATUS1_AUTOD_NTSM_M_J:
|
2009-09-22 16:05:42 +07:00
|
|
|
return V4L2_STD_NTSC;
|
2009-09-19 07:17:20 +07:00
|
|
|
case ADV7180_STATUS1_AUTOD_NTSC_4_43:
|
|
|
|
return V4L2_STD_NTSC_443;
|
|
|
|
case ADV7180_STATUS1_AUTOD_PAL_M:
|
|
|
|
return V4L2_STD_PAL_M;
|
|
|
|
case ADV7180_STATUS1_AUTOD_PAL_60:
|
|
|
|
return V4L2_STD_PAL_60;
|
|
|
|
case ADV7180_STATUS1_AUTOD_PAL_B_G:
|
|
|
|
return V4L2_STD_PAL;
|
|
|
|
case ADV7180_STATUS1_AUTOD_SECAM:
|
|
|
|
return V4L2_STD_SECAM;
|
|
|
|
case ADV7180_STATUS1_AUTOD_PAL_COMB:
|
|
|
|
return V4L2_STD_PAL_Nc | V4L2_STD_PAL_N;
|
|
|
|
case ADV7180_STATUS1_AUTOD_SECAM_525:
|
|
|
|
return V4L2_STD_SECAM;
|
|
|
|
default:
|
|
|
|
return V4L2_STD_UNKNOWN;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-09-22 16:06:34 +07:00
|
|
|
static int v4l2_std_to_adv7180(v4l2_std_id std)
|
|
|
|
{
|
|
|
|
if (std == V4L2_STD_PAL_60)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL60;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std == V4L2_STD_NTSC_443)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_NTSC_443;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std == V4L2_STD_PAL_N)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL_N;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std == V4L2_STD_PAL_M)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL_M;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std == V4L2_STD_PAL_Nc)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL_COMB_N;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
|
|
|
if (std & V4L2_STD_PAL)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL_BG;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std & V4L2_STD_NTSC)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_NTSC_M;
|
2009-09-22 16:06:34 +07:00
|
|
|
if (std & V4L2_STD_SECAM)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ADV7180_STD_PAL_SECAM;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2009-09-22 16:05:42 +07:00
|
|
|
static u32 adv7180_status_to_v4l2(u8 status1)
|
|
|
|
{
|
|
|
|
if (!(status1 & ADV7180_STATUS1_IN_LOCK))
|
|
|
|
return V4L2_IN_ST_NO_SIGNAL;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
static int __adv7180_status(struct adv7180_state *state, u32 *status,
|
2012-04-12 22:39:36 +07:00
|
|
|
v4l2_std_id *std)
|
2009-09-22 16:05:42 +07:00
|
|
|
{
|
2015-01-23 22:52:24 +07:00
|
|
|
int status1 = adv7180_read(state, ADV7180_REG_STATUS1);
|
2009-09-22 16:05:42 +07:00
|
|
|
|
|
|
|
if (status1 < 0)
|
|
|
|
return status1;
|
|
|
|
|
|
|
|
if (status)
|
|
|
|
*status = adv7180_status_to_v4l2(status1);
|
|
|
|
if (std)
|
|
|
|
*std = adv7180_std_to_v4l2(status1);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
static inline struct adv7180_state *to_state(struct v4l2_subdev *sd)
|
|
|
|
{
|
|
|
|
return container_of(sd, struct adv7180_state, sd);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_querystd(struct v4l2_subdev *sd, v4l2_std_id *std)
|
|
|
|
{
|
2009-09-22 16:06:34 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
2009-09-22 16:07:06 +07:00
|
|
|
int err = mutex_lock_interruptible(&state->mutex);
|
|
|
|
if (err)
|
|
|
|
return err;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
2009-09-22 16:07:06 +07:00
|
|
|
/* when we are interrupt driven we know the state */
|
|
|
|
if (!state->autodetect || state->irq > 0)
|
2009-09-22 16:06:34 +07:00
|
|
|
*std = state->curr_norm;
|
|
|
|
else
|
2015-01-23 22:52:24 +07:00
|
|
|
err = __adv7180_status(state, NULL, std);
|
2009-09-22 16:06:34 +07:00
|
|
|
|
2009-09-22 16:07:06 +07:00
|
|
|
mutex_unlock(&state->mutex);
|
2009-09-22 16:06:34 +07:00
|
|
|
return err;
|
2009-09-22 16:05:42 +07:00
|
|
|
}
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2012-04-12 22:39:36 +07:00
|
|
|
static int adv7180_s_routing(struct v4l2_subdev *sd, u32 input,
|
|
|
|
u32 output, u32 config)
|
|
|
|
{
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret = mutex_lock_interruptible(&state->mutex);
|
|
|
|
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
if (input > 31 || !(BIT(input) & state->chip_info->valid_input_mask)) {
|
|
|
|
ret = -EINVAL;
|
2012-04-12 22:39:36 +07:00
|
|
|
goto out;
|
2015-01-23 22:52:28 +07:00
|
|
|
}
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
ret = state->chip_info->select_input(state, input);
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
if (ret == 0)
|
|
|
|
state->input = input;
|
2012-04-12 22:39:36 +07:00
|
|
|
out:
|
|
|
|
mutex_unlock(&state->mutex);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2009-09-22 16:05:42 +07:00
|
|
|
static int adv7180_g_input_status(struct v4l2_subdev *sd, u32 *status)
|
|
|
|
{
|
2009-09-22 16:07:06 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret = mutex_lock_interruptible(&state->mutex);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = __adv7180_status(state, status, NULL);
|
2009-09-22 16:07:06 +07:00
|
|
|
mutex_unlock(&state->mutex);
|
|
|
|
return ret;
|
2009-09-19 07:17:20 +07:00
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:27 +07:00
|
|
|
static int adv7180_program_std(struct adv7180_state *state)
|
2009-09-22 16:06:34 +07:00
|
|
|
{
|
2015-01-23 22:52:27 +07:00
|
|
|
int ret;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
2015-01-23 22:52:27 +07:00
|
|
|
if (state->autodetect) {
|
2015-01-23 22:52:28 +07:00
|
|
|
ret = adv7180_set_video_standard(state,
|
|
|
|
ADV7180_STD_AD_PAL_BG_NTSC_J_SECAM);
|
2009-09-22 16:06:34 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:27 +07:00
|
|
|
return ret;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
__adv7180_status(state, NULL, &state->curr_norm);
|
2009-09-22 16:06:34 +07:00
|
|
|
} else {
|
2015-01-23 22:52:27 +07:00
|
|
|
ret = v4l2_std_to_adv7180(state->curr_norm);
|
2009-09-22 16:06:34 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:27 +07:00
|
|
|
return ret;
|
2009-09-22 16:06:34 +07:00
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
ret = adv7180_set_video_standard(state, ret);
|
2015-01-23 22:52:27 +07:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_s_std(struct v4l2_subdev *sd, v4l2_std_id std)
|
|
|
|
{
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret = mutex_lock_interruptible(&state->mutex);
|
|
|
|
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* all standards -> autodetect */
|
|
|
|
if (std == V4L2_STD_ALL) {
|
|
|
|
state->autodetect = true;
|
|
|
|
} else {
|
|
|
|
/* Make sure we can support this std */
|
|
|
|
ret = v4l2_std_to_adv7180(std);
|
2009-09-22 16:06:34 +07:00
|
|
|
if (ret < 0)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
state->curr_norm = std;
|
|
|
|
state->autodetect = false;
|
|
|
|
}
|
2015-01-23 22:52:27 +07:00
|
|
|
|
|
|
|
ret = adv7180_program_std(state);
|
2009-09-22 16:06:34 +07:00
|
|
|
out:
|
2009-09-22 16:07:06 +07:00
|
|
|
mutex_unlock(&state->mutex);
|
2009-09-22 16:06:34 +07:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
static int adv7180_set_power(struct adv7180_state *state, bool on)
|
2014-03-11 00:05:39 +07:00
|
|
|
{
|
|
|
|
u8 val;
|
2015-01-23 22:52:31 +07:00
|
|
|
int ret;
|
2014-03-11 00:05:39 +07:00
|
|
|
|
|
|
|
if (on)
|
|
|
|
val = ADV7180_PWR_MAN_ON;
|
|
|
|
else
|
|
|
|
val = ADV7180_PWR_MAN_OFF;
|
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_PWR_MAN, val);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
if (on) {
|
|
|
|
adv7180_csi_write(state, 0xDE, 0x02);
|
|
|
|
adv7180_csi_write(state, 0xD2, 0xF7);
|
|
|
|
adv7180_csi_write(state, 0xD8, 0x65);
|
|
|
|
adv7180_csi_write(state, 0xE0, 0x09);
|
|
|
|
adv7180_csi_write(state, 0x2C, 0x00);
|
2015-01-23 22:52:32 +07:00
|
|
|
if (state->field == V4L2_FIELD_NONE)
|
|
|
|
adv7180_csi_write(state, 0x1D, 0x80);
|
2015-01-23 22:52:31 +07:00
|
|
|
adv7180_csi_write(state, 0x00, 0x00);
|
|
|
|
} else {
|
|
|
|
adv7180_csi_write(state, 0x00, 0x80);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2014-03-11 00:05:39 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_s_power(struct v4l2_subdev *sd, int on)
|
|
|
|
{
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = mutex_lock_interruptible(&state->mutex);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_set_power(state, on);
|
2014-03-11 00:05:39 +07:00
|
|
|
if (ret == 0)
|
|
|
|
state->powered = on;
|
|
|
|
|
|
|
|
mutex_unlock(&state->mutex);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-07-11 21:29:33 +07:00
|
|
|
static int adv7180_s_ctrl(struct v4l2_ctrl *ctrl)
|
2012-04-12 22:39:36 +07:00
|
|
|
{
|
2012-07-11 21:29:33 +07:00
|
|
|
struct v4l2_subdev *sd = to_adv7180_sd(ctrl);
|
2012-04-12 22:39:36 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret = mutex_lock_interruptible(&state->mutex);
|
2012-07-11 21:29:33 +07:00
|
|
|
int val;
|
|
|
|
|
2012-04-12 22:39:36 +07:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
2012-07-11 21:29:33 +07:00
|
|
|
val = ctrl->val;
|
2012-04-12 22:39:36 +07:00
|
|
|
switch (ctrl->id) {
|
|
|
|
case V4L2_CID_BRIGHTNESS:
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_BRI, val);
|
2012-04-12 22:39:36 +07:00
|
|
|
break;
|
|
|
|
case V4L2_CID_HUE:
|
|
|
|
/*Hue is inverted according to HSL chart */
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_HUE, -val);
|
2012-04-12 22:39:36 +07:00
|
|
|
break;
|
|
|
|
case V4L2_CID_CONTRAST:
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_CON, val);
|
2012-04-12 22:39:36 +07:00
|
|
|
break;
|
|
|
|
case V4L2_CID_SATURATION:
|
|
|
|
/*
|
|
|
|
*This could be V4L2_CID_BLUE_BALANCE/V4L2_CID_RED_BALANCE
|
|
|
|
*Let's not confuse the user, everybody understands saturation
|
|
|
|
*/
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_SD_SAT_CB, val);
|
2012-04-12 22:39:36 +07:00
|
|
|
if (ret < 0)
|
|
|
|
break;
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_SD_SAT_CR, val);
|
2012-04-12 22:39:36 +07:00
|
|
|
break;
|
2015-01-23 22:52:33 +07:00
|
|
|
case V4L2_CID_ADV_FAST_SWITCH:
|
|
|
|
if (ctrl->val) {
|
|
|
|
/* ADI required write */
|
|
|
|
adv7180_write(state, 0x80d9, 0x44);
|
|
|
|
adv7180_write(state, ADV7180_REG_FLCONTROL,
|
|
|
|
ADV7180_FLCONTROL_FL_ENABLE);
|
|
|
|
} else {
|
|
|
|
/* ADI required write */
|
|
|
|
adv7180_write(state, 0x80d9, 0xc4);
|
|
|
|
adv7180_write(state, ADV7180_REG_FLCONTROL, 0x00);
|
|
|
|
}
|
|
|
|
break;
|
2012-04-12 22:39:36 +07:00
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
mutex_unlock(&state->mutex);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-07-11 21:29:33 +07:00
|
|
|
static const struct v4l2_ctrl_ops adv7180_ctrl_ops = {
|
|
|
|
.s_ctrl = adv7180_s_ctrl,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:33 +07:00
|
|
|
static const struct v4l2_ctrl_config adv7180_ctrl_fast_switch = {
|
|
|
|
.ops = &adv7180_ctrl_ops,
|
|
|
|
.id = V4L2_CID_ADV_FAST_SWITCH,
|
|
|
|
.name = "Fast Switching",
|
|
|
|
.type = V4L2_CTRL_TYPE_BOOLEAN,
|
|
|
|
.min = 0,
|
|
|
|
.max = 1,
|
|
|
|
.step = 1,
|
|
|
|
};
|
|
|
|
|
2012-07-11 21:29:33 +07:00
|
|
|
static int adv7180_init_controls(struct adv7180_state *state)
|
|
|
|
{
|
|
|
|
v4l2_ctrl_handler_init(&state->ctrl_hdl, 4);
|
|
|
|
|
|
|
|
v4l2_ctrl_new_std(&state->ctrl_hdl, &adv7180_ctrl_ops,
|
|
|
|
V4L2_CID_BRIGHTNESS, ADV7180_BRI_MIN,
|
|
|
|
ADV7180_BRI_MAX, 1, ADV7180_BRI_DEF);
|
|
|
|
v4l2_ctrl_new_std(&state->ctrl_hdl, &adv7180_ctrl_ops,
|
|
|
|
V4L2_CID_CONTRAST, ADV7180_CON_MIN,
|
|
|
|
ADV7180_CON_MAX, 1, ADV7180_CON_DEF);
|
|
|
|
v4l2_ctrl_new_std(&state->ctrl_hdl, &adv7180_ctrl_ops,
|
|
|
|
V4L2_CID_SATURATION, ADV7180_SAT_MIN,
|
|
|
|
ADV7180_SAT_MAX, 1, ADV7180_SAT_DEF);
|
|
|
|
v4l2_ctrl_new_std(&state->ctrl_hdl, &adv7180_ctrl_ops,
|
|
|
|
V4L2_CID_HUE, ADV7180_HUE_MIN,
|
|
|
|
ADV7180_HUE_MAX, 1, ADV7180_HUE_DEF);
|
2015-01-23 22:52:33 +07:00
|
|
|
v4l2_ctrl_new_custom(&state->ctrl_hdl, &adv7180_ctrl_fast_switch, NULL);
|
|
|
|
|
2012-07-11 21:29:33 +07:00
|
|
|
state->sd.ctrl_handler = &state->ctrl_hdl;
|
|
|
|
if (state->ctrl_hdl.error) {
|
|
|
|
int err = state->ctrl_hdl.error;
|
|
|
|
|
|
|
|
v4l2_ctrl_handler_free(&state->ctrl_hdl);
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
v4l2_ctrl_handler_setup(&state->ctrl_hdl);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
static void adv7180_exit_controls(struct adv7180_state *state)
|
|
|
|
{
|
|
|
|
v4l2_ctrl_handler_free(&state->ctrl_hdl);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
static int adv7180_enum_mbus_code(struct v4l2_subdev *sd,
|
2015-03-04 16:47:54 +07:00
|
|
|
struct v4l2_subdev_pad_config *cfg,
|
2015-01-23 22:52:26 +07:00
|
|
|
struct v4l2_subdev_mbus_code_enum *code)
|
2013-05-30 00:50:57 +07:00
|
|
|
{
|
2015-01-23 22:52:26 +07:00
|
|
|
if (code->index != 0)
|
2013-05-30 00:50:57 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
code->code = MEDIA_BUS_FMT_YUYV8_2X8;
|
2013-05-30 00:50:57 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_mbus_fmt(struct v4l2_subdev *sd,
|
|
|
|
struct v4l2_mbus_framefmt *fmt)
|
|
|
|
{
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
|
2014-11-11 00:28:29 +07:00
|
|
|
fmt->code = MEDIA_BUS_FMT_YUYV8_2X8;
|
2013-05-30 00:50:57 +07:00
|
|
|
fmt->colorspace = V4L2_COLORSPACE_SMPTE170M;
|
|
|
|
fmt->width = 720;
|
|
|
|
fmt->height = state->curr_norm & V4L2_STD_525_60 ? 480 : 576;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
static int adv7180_set_field_mode(struct adv7180_state *state)
|
|
|
|
{
|
|
|
|
if (!(state->chip_info->flags & ADV7180_FLAG_I2P))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
if (state->field == V4L2_FIELD_NONE) {
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
adv7180_csi_write(state, 0x01, 0x20);
|
|
|
|
adv7180_csi_write(state, 0x02, 0x28);
|
|
|
|
adv7180_csi_write(state, 0x03, 0x38);
|
|
|
|
adv7180_csi_write(state, 0x04, 0x30);
|
|
|
|
adv7180_csi_write(state, 0x05, 0x30);
|
|
|
|
adv7180_csi_write(state, 0x06, 0x80);
|
|
|
|
adv7180_csi_write(state, 0x07, 0x70);
|
|
|
|
adv7180_csi_write(state, 0x08, 0x50);
|
|
|
|
}
|
|
|
|
adv7180_vpp_write(state, 0xa3, 0x00);
|
|
|
|
adv7180_vpp_write(state, 0x5b, 0x00);
|
|
|
|
adv7180_vpp_write(state, 0x55, 0x80);
|
|
|
|
} else {
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
adv7180_csi_write(state, 0x01, 0x18);
|
|
|
|
adv7180_csi_write(state, 0x02, 0x18);
|
|
|
|
adv7180_csi_write(state, 0x03, 0x30);
|
|
|
|
adv7180_csi_write(state, 0x04, 0x20);
|
|
|
|
adv7180_csi_write(state, 0x05, 0x28);
|
|
|
|
adv7180_csi_write(state, 0x06, 0x40);
|
|
|
|
adv7180_csi_write(state, 0x07, 0x58);
|
|
|
|
adv7180_csi_write(state, 0x08, 0x30);
|
|
|
|
}
|
|
|
|
adv7180_vpp_write(state, 0xa3, 0x70);
|
|
|
|
adv7180_vpp_write(state, 0x5b, 0x80);
|
|
|
|
adv7180_vpp_write(state, 0x55, 0x00);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
static int adv7180_get_pad_format(struct v4l2_subdev *sd,
|
2015-03-04 16:47:54 +07:00
|
|
|
struct v4l2_subdev_pad_config *cfg,
|
2015-01-23 22:52:26 +07:00
|
|
|
struct v4l2_subdev_format *format)
|
|
|
|
{
|
2015-01-23 22:52:32 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
|
|
|
|
if (format->which == V4L2_SUBDEV_FORMAT_TRY) {
|
2015-03-04 16:47:54 +07:00
|
|
|
format->format = *v4l2_subdev_get_try_format(sd, cfg, 0);
|
2015-01-23 22:52:32 +07:00
|
|
|
} else {
|
|
|
|
adv7180_mbus_fmt(sd, &format->format);
|
|
|
|
format->format.field = state->field;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2015-01-23 22:52:26 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_set_pad_format(struct v4l2_subdev *sd,
|
2015-03-04 16:47:54 +07:00
|
|
|
struct v4l2_subdev_pad_config *cfg,
|
2015-01-23 22:52:26 +07:00
|
|
|
struct v4l2_subdev_format *format)
|
|
|
|
{
|
2015-01-23 22:52:32 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
struct v4l2_mbus_framefmt *framefmt;
|
|
|
|
|
|
|
|
switch (format->format.field) {
|
|
|
|
case V4L2_FIELD_NONE:
|
|
|
|
if (!(state->chip_info->flags & ADV7180_FLAG_I2P))
|
|
|
|
format->format.field = V4L2_FIELD_INTERLACED;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
format->format.field = V4L2_FIELD_INTERLACED;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (format->which == V4L2_SUBDEV_FORMAT_ACTIVE) {
|
|
|
|
framefmt = &format->format;
|
|
|
|
if (state->field != format->format.field) {
|
|
|
|
state->field = format->format.field;
|
|
|
|
adv7180_set_power(state, false);
|
|
|
|
adv7180_set_field_mode(state);
|
|
|
|
adv7180_set_power(state, true);
|
|
|
|
}
|
|
|
|
} else {
|
2015-03-04 16:47:54 +07:00
|
|
|
framefmt = v4l2_subdev_get_try_format(sd, cfg, 0);
|
2015-01-23 22:52:32 +07:00
|
|
|
*framefmt = format->format;
|
|
|
|
}
|
|
|
|
|
|
|
|
return adv7180_mbus_fmt(sd, framefmt);
|
2015-01-23 22:52:26 +07:00
|
|
|
}
|
|
|
|
|
2013-05-30 00:50:57 +07:00
|
|
|
static int adv7180_g_mbus_config(struct v4l2_subdev *sd,
|
|
|
|
struct v4l2_mbus_config *cfg)
|
|
|
|
{
|
2015-01-23 22:52:31 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
cfg->type = V4L2_MBUS_CSI2;
|
|
|
|
cfg->flags = V4L2_MBUS_CSI2_1_LANE |
|
|
|
|
V4L2_MBUS_CSI2_CHANNEL_0 |
|
|
|
|
V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* The ADV7180 sensor supports BT.601/656 output modes.
|
|
|
|
* The BT.656 is default and not yet configurable by s/w.
|
|
|
|
*/
|
|
|
|
cfg->flags = V4L2_MBUS_MASTER | V4L2_MBUS_PCLK_SAMPLE_RISING |
|
|
|
|
V4L2_MBUS_DATA_ACTIVE_HIGH;
|
|
|
|
cfg->type = V4L2_MBUS_BT656;
|
|
|
|
}
|
2013-05-30 00:50:57 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
static const struct v4l2_subdev_video_ops adv7180_video_ops = {
|
2014-04-29 02:53:01 +07:00
|
|
|
.s_std = adv7180_s_std,
|
2009-09-19 07:17:20 +07:00
|
|
|
.querystd = adv7180_querystd,
|
2009-09-22 16:05:42 +07:00
|
|
|
.g_input_status = adv7180_g_input_status,
|
2012-04-12 22:39:36 +07:00
|
|
|
.s_routing = adv7180_s_routing,
|
2013-05-30 00:50:57 +07:00
|
|
|
.g_mbus_config = adv7180_g_mbus_config,
|
2009-09-19 07:17:20 +07:00
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
static const struct v4l2_subdev_core_ops adv7180_core_ops = {
|
2014-03-11 00:05:39 +07:00
|
|
|
.s_power = adv7180_s_power,
|
2009-09-19 07:17:20 +07:00
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
static const struct v4l2_subdev_pad_ops adv7180_pad_ops = {
|
|
|
|
.enum_mbus_code = adv7180_enum_mbus_code,
|
|
|
|
.set_fmt = adv7180_set_pad_format,
|
|
|
|
.get_fmt = adv7180_get_pad_format,
|
|
|
|
};
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
static const struct v4l2_subdev_ops adv7180_ops = {
|
|
|
|
.core = &adv7180_core_ops,
|
|
|
|
.video = &adv7180_video_ops,
|
2015-01-23 22:52:26 +07:00
|
|
|
.pad = &adv7180_pad_ops,
|
2009-09-19 07:17:20 +07:00
|
|
|
};
|
|
|
|
|
2014-03-07 23:14:31 +07:00
|
|
|
static irqreturn_t adv7180_irq(int irq, void *devid)
|
2009-09-22 16:07:06 +07:00
|
|
|
{
|
2014-03-07 23:14:31 +07:00
|
|
|
struct adv7180_state *state = devid;
|
2009-09-22 16:07:06 +07:00
|
|
|
u8 isr3;
|
|
|
|
|
|
|
|
mutex_lock(&state->mutex);
|
2015-01-23 22:52:24 +07:00
|
|
|
isr3 = adv7180_read(state, ADV7180_REG_ISR3);
|
2009-09-22 16:07:06 +07:00
|
|
|
/* clear */
|
2015-01-23 22:52:24 +07:00
|
|
|
adv7180_write(state, ADV7180_REG_ICR3, isr3);
|
2009-09-22 16:07:06 +07:00
|
|
|
|
|
|
|
if (isr3 & ADV7180_IRQ3_AD_CHANGE && state->autodetect)
|
2015-01-23 22:52:24 +07:00
|
|
|
__adv7180_status(state, NULL, &state->curr_norm);
|
2009-09-22 16:07:06 +07:00
|
|
|
mutex_unlock(&state->mutex);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
static int adv7180_init(struct adv7180_state *state)
|
2009-09-19 07:17:20 +07:00
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2009-09-22 16:07:06 +07:00
|
|
|
/* ITU-R BT.656-4 compatible */
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_EXTENDED_OUTPUT_CONTROL,
|
2012-04-12 22:39:36 +07:00
|
|
|
ADV7180_EXTENDED_OUTPUT_CONTROL_NTSCDIS);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ret;
|
2012-04-12 22:39:36 +07:00
|
|
|
|
|
|
|
/* Manually set V bit end position in NTSC mode */
|
2015-01-23 22:52:28 +07:00
|
|
|
return adv7180_write(state, ADV7180_REG_NTSC_V_BIT_END,
|
2012-04-12 22:39:36 +07:00
|
|
|
ADV7180_NTSC_V_BIT_END_MANUAL_NVEND);
|
2015-01-23 22:52:28 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_set_std(struct adv7180_state *state, unsigned int std)
|
|
|
|
{
|
|
|
|
return adv7180_write(state, ADV7180_REG_INPUT_CONTROL,
|
|
|
|
(std << 4) | state->input);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7180_select_input(struct adv7180_state *state, unsigned int input)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = adv7180_read(state, ADV7180_REG_INPUT_CONTROL);
|
2012-04-12 22:39:36 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:28 +07:00
|
|
|
return ret;
|
|
|
|
|
|
|
|
ret &= ~ADV7180_INPUT_CONTROL_INSEL_MASK;
|
|
|
|
ret |= input;
|
|
|
|
return adv7180_write(state, ADV7180_REG_INPUT_CONTROL, ret);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
static int adv7182_init(struct adv7180_state *state)
|
|
|
|
{
|
2015-01-23 22:52:31 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2)
|
|
|
|
adv7180_write(state, ADV7180_REG_CSI_SLAVE_ADDR,
|
|
|
|
ADV7180_DEFAULT_CSI_I2C_ADDR << 1);
|
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_I2P)
|
|
|
|
adv7180_write(state, ADV7180_REG_VPP_SLAVE_ADDR,
|
|
|
|
ADV7180_DEFAULT_VPP_I2C_ADDR << 1);
|
|
|
|
|
2015-01-23 22:52:30 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_V2) {
|
|
|
|
/* ADI recommended writes for improved video quality */
|
|
|
|
adv7180_write(state, 0x0080, 0x51);
|
|
|
|
adv7180_write(state, 0x0081, 0x51);
|
|
|
|
adv7180_write(state, 0x0082, 0x68);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
/* ADI required writes */
|
2015-01-23 22:52:31 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
adv7180_write(state, 0x0003, 0x4e);
|
|
|
|
adv7180_write(state, 0x0004, 0x57);
|
|
|
|
adv7180_write(state, 0x001d, 0xc0);
|
|
|
|
} else {
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_V2)
|
|
|
|
adv7180_write(state, 0x0004, 0x17);
|
|
|
|
else
|
|
|
|
adv7180_write(state, 0x0004, 0x07);
|
|
|
|
adv7180_write(state, 0x0003, 0x0c);
|
|
|
|
adv7180_write(state, 0x001d, 0x40);
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
adv7180_write(state, 0x0013, 0x00);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int adv7182_set_std(struct adv7180_state *state, unsigned int std)
|
|
|
|
{
|
|
|
|
return adv7180_write(state, ADV7182_REG_INPUT_VIDSEL, std << 4);
|
|
|
|
}
|
|
|
|
|
|
|
|
enum adv7182_input_type {
|
|
|
|
ADV7182_INPUT_TYPE_CVBS,
|
|
|
|
ADV7182_INPUT_TYPE_DIFF_CVBS,
|
|
|
|
ADV7182_INPUT_TYPE_SVIDEO,
|
|
|
|
ADV7182_INPUT_TYPE_YPBPR,
|
|
|
|
};
|
|
|
|
|
|
|
|
static enum adv7182_input_type adv7182_get_input_type(unsigned int input)
|
|
|
|
{
|
|
|
|
switch (input) {
|
|
|
|
case ADV7182_INPUT_CVBS_AIN1:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN2:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN3:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN4:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN5:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN6:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN7:
|
|
|
|
case ADV7182_INPUT_CVBS_AIN8:
|
|
|
|
return ADV7182_INPUT_TYPE_CVBS;
|
|
|
|
case ADV7182_INPUT_SVIDEO_AIN1_AIN2:
|
|
|
|
case ADV7182_INPUT_SVIDEO_AIN3_AIN4:
|
|
|
|
case ADV7182_INPUT_SVIDEO_AIN5_AIN6:
|
|
|
|
case ADV7182_INPUT_SVIDEO_AIN7_AIN8:
|
|
|
|
return ADV7182_INPUT_TYPE_SVIDEO;
|
|
|
|
case ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3:
|
|
|
|
case ADV7182_INPUT_YPRPB_AIN4_AIN5_AIN6:
|
|
|
|
return ADV7182_INPUT_TYPE_YPBPR;
|
|
|
|
case ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2:
|
|
|
|
case ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4:
|
|
|
|
case ADV7182_INPUT_DIFF_CVBS_AIN5_AIN6:
|
|
|
|
case ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8:
|
|
|
|
return ADV7182_INPUT_TYPE_DIFF_CVBS;
|
|
|
|
default: /* Will never happen */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* ADI recommended writes to registers 0x52, 0x53, 0x54 */
|
|
|
|
static unsigned int adv7182_lbias_settings[][3] = {
|
|
|
|
[ADV7182_INPUT_TYPE_CVBS] = { 0xCB, 0x4E, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_DIFF_CVBS] = { 0xC0, 0x4E, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_SVIDEO] = { 0x0B, 0xCE, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_YPBPR] = { 0x0B, 0x4E, 0xC0 },
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:30 +07:00
|
|
|
static unsigned int adv7280_lbias_settings[][3] = {
|
|
|
|
[ADV7182_INPUT_TYPE_CVBS] = { 0xCD, 0x4E, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_DIFF_CVBS] = { 0xC0, 0x4E, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_SVIDEO] = { 0x0B, 0xCE, 0x80 },
|
|
|
|
[ADV7182_INPUT_TYPE_YPBPR] = { 0x0B, 0x4E, 0xC0 },
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
static int adv7182_select_input(struct adv7180_state *state, unsigned int input)
|
|
|
|
{
|
|
|
|
enum adv7182_input_type input_type;
|
|
|
|
unsigned int *lbias;
|
|
|
|
unsigned int i;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = adv7180_write(state, ADV7180_REG_INPUT_CONTROL, input);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* Reset clamp circuitry - ADI recommended writes */
|
|
|
|
adv7180_write(state, 0x809c, 0x00);
|
|
|
|
adv7180_write(state, 0x809c, 0xff);
|
|
|
|
|
|
|
|
input_type = adv7182_get_input_type(input);
|
|
|
|
|
|
|
|
switch (input_type) {
|
|
|
|
case ADV7182_INPUT_TYPE_CVBS:
|
|
|
|
case ADV7182_INPUT_TYPE_DIFF_CVBS:
|
|
|
|
/* ADI recommends to use the SH1 filter */
|
|
|
|
adv7180_write(state, 0x0017, 0x41);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
adv7180_write(state, 0x0017, 0x01);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:30 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_V2)
|
|
|
|
lbias = adv7280_lbias_settings[input_type];
|
|
|
|
else
|
|
|
|
lbias = adv7182_lbias_settings[input_type];
|
2015-01-23 22:52:29 +07:00
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(adv7182_lbias_settings[0]); i++)
|
|
|
|
adv7180_write(state, 0x0052 + i, lbias[i]);
|
|
|
|
|
|
|
|
if (input_type == ADV7182_INPUT_TYPE_DIFF_CVBS) {
|
|
|
|
/* ADI required writes to make differential CVBS work */
|
|
|
|
adv7180_write(state, 0x005f, 0xa8);
|
|
|
|
adv7180_write(state, 0x005a, 0x90);
|
|
|
|
adv7180_write(state, 0x0060, 0xb0);
|
|
|
|
adv7180_write(state, 0x80b6, 0x08);
|
|
|
|
adv7180_write(state, 0x80c0, 0xa0);
|
|
|
|
} else {
|
|
|
|
adv7180_write(state, 0x005f, 0xf0);
|
|
|
|
adv7180_write(state, 0x005a, 0xd0);
|
|
|
|
adv7180_write(state, 0x0060, 0x10);
|
|
|
|
adv7180_write(state, 0x80b6, 0x9c);
|
|
|
|
adv7180_write(state, 0x80c0, 0x00);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
static const struct adv7180_chip_info adv7180_info = {
|
|
|
|
.flags = ADV7180_FLAG_RESET_POWERED,
|
|
|
|
/* We cannot discriminate between LQFP and 40-pin LFCSP, so accept
|
|
|
|
* all inputs and let the card driver take care of validation
|
|
|
|
*/
|
|
|
|
.valid_input_mask = BIT(ADV7180_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7180_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7180_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7180_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7180_INPUT_CVBS_AIN5) |
|
|
|
|
BIT(ADV7180_INPUT_CVBS_AIN6) |
|
|
|
|
BIT(ADV7180_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7180_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7180_INPUT_SVIDEO_AIN5_AIN6) |
|
|
|
|
BIT(ADV7180_INPUT_YPRPB_AIN1_AIN2_AIN3) |
|
|
|
|
BIT(ADV7180_INPUT_YPRPB_AIN4_AIN5_AIN6),
|
|
|
|
.init = adv7180_init,
|
|
|
|
.set_std = adv7180_set_std,
|
|
|
|
.select_input = adv7180_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:29 +07:00
|
|
|
static const struct adv7180_chip_info adv7182_info = {
|
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:30 +07:00
|
|
|
static const struct adv7180_chip_info adv7280_info = {
|
2015-01-23 22:52:32 +07:00
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_I2P,
|
2015-01-23 22:52:30 +07:00
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
static const struct adv7180_chip_info adv7280_m_info = {
|
2015-01-23 22:52:32 +07:00
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_MIPI_CSI2 | ADV7180_FLAG_I2P,
|
2015-01-23 22:52:31 +07:00
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN5) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN6) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN5_AIN6) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN4_AIN5_AIN6),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:30 +07:00
|
|
|
static const struct adv7180_chip_info adv7281_info = {
|
2015-01-23 22:52:31 +07:00
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_MIPI_CSI2,
|
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct adv7180_chip_info adv7281_m_info = {
|
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_MIPI_CSI2,
|
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct adv7180_chip_info adv7281_ma_info = {
|
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_MIPI_CSI2,
|
2015-01-23 22:52:30 +07:00
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
2015-01-23 22:52:31 +07:00
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN5) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN6) |
|
2015-01-23 22:52:30 +07:00
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
2015-01-23 22:52:31 +07:00
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN5_AIN6) |
|
2015-01-23 22:52:30 +07:00
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
2015-01-23 22:52:31 +07:00
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN1_AIN2_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_YPRPB_AIN4_AIN5_AIN6) |
|
2015-01-23 22:52:30 +07:00
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
2015-01-23 22:52:31 +07:00
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN5_AIN6) |
|
2015-01-23 22:52:30 +07:00
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
static const struct adv7180_chip_info adv7282_info = {
|
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_I2P,
|
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct adv7180_chip_info adv7282_m_info = {
|
|
|
|
.flags = ADV7180_FLAG_V2 | ADV7180_FLAG_MIPI_CSI2 | ADV7180_FLAG_I2P,
|
|
|
|
.valid_input_mask = BIT(ADV7182_INPUT_CVBS_AIN1) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN3) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN7) |
|
|
|
|
BIT(ADV7182_INPUT_CVBS_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_SVIDEO_AIN7_AIN8) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN1_AIN2) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN3_AIN4) |
|
|
|
|
BIT(ADV7182_INPUT_DIFF_CVBS_AIN7_AIN8),
|
|
|
|
.init = adv7182_init,
|
|
|
|
.set_std = adv7182_set_std,
|
|
|
|
.select_input = adv7182_select_input,
|
|
|
|
};
|
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
static int init_device(struct adv7180_state *state)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
mutex_lock(&state->mutex);
|
|
|
|
|
|
|
|
adv7180_write(state, ADV7180_REG_PWR_MAN, ADV7180_PWR_MAN_RES);
|
|
|
|
usleep_range(2000, 10000);
|
|
|
|
|
|
|
|
ret = state->chip_info->init(state);
|
|
|
|
if (ret)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2015-01-23 22:52:28 +07:00
|
|
|
ret = adv7180_program_std(state);
|
|
|
|
if (ret)
|
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
adv7180_set_field_mode(state);
|
|
|
|
|
2009-09-22 16:07:06 +07:00
|
|
|
/* register for interrupts */
|
|
|
|
if (state->irq > 0) {
|
|
|
|
/* config the Interrupt pin to be active low */
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_ICONF1,
|
2012-04-12 22:39:36 +07:00
|
|
|
ADV7180_ICONF1_ACTIVE_LOW |
|
|
|
|
ADV7180_ICONF1_PSYNC_ONLY);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_IMR1, 0);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_IMR2, 0);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
|
|
|
/* enable AD change interrupts interrupts */
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_IMR3,
|
2012-04-12 22:39:36 +07:00
|
|
|
ADV7180_IRQ3_AD_CHANGE);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = adv7180_write(state, ADV7180_REG_IMR4, 0);
|
2009-09-22 16:07:06 +07:00
|
|
|
if (ret < 0)
|
2015-01-23 22:52:24 +07:00
|
|
|
goto out_unlock;
|
2009-09-19 07:17:20 +07:00
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
out_unlock:
|
|
|
|
mutex_unlock(&state->mutex);
|
2014-03-15 04:04:03 +07:00
|
|
|
|
|
|
|
return ret;
|
2012-04-12 22:39:36 +07:00
|
|
|
}
|
|
|
|
|
2012-12-22 04:17:53 +07:00
|
|
|
static int adv7180_probe(struct i2c_client *client,
|
|
|
|
const struct i2c_device_id *id)
|
2012-04-12 22:39:36 +07:00
|
|
|
{
|
|
|
|
struct adv7180_state *state;
|
|
|
|
struct v4l2_subdev *sd;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Check if the adapter supports the needed features */
|
|
|
|
if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_BYTE_DATA))
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
v4l_info(client, "chip found @ 0x%02x (%s)\n",
|
|
|
|
client->addr, client->adapter->name);
|
|
|
|
|
2013-05-02 18:29:43 +07:00
|
|
|
state = devm_kzalloc(&client->dev, sizeof(*state), GFP_KERNEL);
|
2014-12-16 23:49:07 +07:00
|
|
|
if (state == NULL)
|
|
|
|
return -ENOMEM;
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
state->client = client;
|
2015-01-23 22:52:32 +07:00
|
|
|
state->field = V4L2_FIELD_INTERLACED;
|
2015-01-23 22:52:28 +07:00
|
|
|
state->chip_info = (struct adv7180_chip_info *)id->driver_data;
|
2015-01-23 22:52:24 +07:00
|
|
|
|
2015-01-23 22:52:31 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2) {
|
|
|
|
state->csi_client = i2c_new_dummy(client->adapter,
|
|
|
|
ADV7180_DEFAULT_CSI_I2C_ADDR);
|
|
|
|
if (!state->csi_client)
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_I2P) {
|
|
|
|
state->vpp_client = i2c_new_dummy(client->adapter,
|
|
|
|
ADV7180_DEFAULT_VPP_I2C_ADDR);
|
|
|
|
if (!state->vpp_client) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err_unregister_csi_client;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-04-12 22:39:36 +07:00
|
|
|
state->irq = client->irq;
|
|
|
|
mutex_init(&state->mutex);
|
|
|
|
state->autodetect = true;
|
2015-01-23 22:52:28 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_RESET_POWERED)
|
|
|
|
state->powered = true;
|
|
|
|
else
|
|
|
|
state->powered = false;
|
2012-04-12 22:39:36 +07:00
|
|
|
state->input = 0;
|
|
|
|
sd = &state->sd;
|
|
|
|
v4l2_i2c_subdev_init(sd, client, &adv7180_ops);
|
2015-01-23 22:52:26 +07:00
|
|
|
sd->flags = V4L2_SUBDEV_FL_HAS_DEVNODE;
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2012-07-11 21:29:33 +07:00
|
|
|
ret = adv7180_init_controls(state);
|
|
|
|
if (ret)
|
2015-01-23 22:52:32 +07:00
|
|
|
goto err_unregister_vpp_client;
|
2015-01-23 22:52:26 +07:00
|
|
|
|
|
|
|
state->pad.flags = MEDIA_PAD_FL_SOURCE;
|
|
|
|
sd->entity.flags |= MEDIA_ENT_T_V4L2_SUBDEV_DECODER;
|
|
|
|
ret = media_entity_init(&sd->entity, 1, &state->pad, 0);
|
2012-07-11 21:29:33 +07:00
|
|
|
if (ret)
|
|
|
|
goto err_free_ctrl;
|
2014-03-07 23:14:32 +07:00
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
ret = init_device(state);
|
|
|
|
if (ret)
|
|
|
|
goto err_media_entity_cleanup;
|
|
|
|
|
2015-01-23 22:52:20 +07:00
|
|
|
if (state->irq) {
|
|
|
|
ret = request_threaded_irq(client->irq, NULL, adv7180_irq,
|
2015-01-23 22:52:21 +07:00
|
|
|
IRQF_ONESHOT | IRQF_TRIGGER_FALLING,
|
|
|
|
KBUILD_MODNAME, state);
|
2015-01-23 22:52:20 +07:00
|
|
|
if (ret)
|
2015-01-23 22:52:26 +07:00
|
|
|
goto err_media_entity_cleanup;
|
2015-01-23 22:52:20 +07:00
|
|
|
}
|
|
|
|
|
2014-03-07 23:14:32 +07:00
|
|
|
ret = v4l2_async_register_subdev(sd);
|
|
|
|
if (ret)
|
|
|
|
goto err_free_irq;
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
return 0;
|
2009-09-22 16:07:06 +07:00
|
|
|
|
2014-03-07 23:14:32 +07:00
|
|
|
err_free_irq:
|
|
|
|
if (state->irq > 0)
|
|
|
|
free_irq(client->irq, state);
|
2015-01-23 22:52:26 +07:00
|
|
|
err_media_entity_cleanup:
|
|
|
|
media_entity_cleanup(&sd->entity);
|
2012-07-11 21:29:33 +07:00
|
|
|
err_free_ctrl:
|
|
|
|
adv7180_exit_controls(state);
|
2015-01-23 22:52:32 +07:00
|
|
|
err_unregister_vpp_client:
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_I2P)
|
|
|
|
i2c_unregister_device(state->vpp_client);
|
2015-01-23 22:52:31 +07:00
|
|
|
err_unregister_csi_client:
|
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2)
|
|
|
|
i2c_unregister_device(state->csi_client);
|
2014-03-07 23:14:27 +07:00
|
|
|
mutex_destroy(&state->mutex);
|
2009-09-22 16:07:06 +07:00
|
|
|
return ret;
|
2009-09-19 07:17:20 +07:00
|
|
|
}
|
|
|
|
|
2012-12-22 04:17:53 +07:00
|
|
|
static int adv7180_remove(struct i2c_client *client)
|
2009-09-19 07:17:20 +07:00
|
|
|
{
|
|
|
|
struct v4l2_subdev *sd = i2c_get_clientdata(client);
|
2009-09-22 16:07:06 +07:00
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
|
2014-03-07 23:14:32 +07:00
|
|
|
v4l2_async_unregister_subdev(sd);
|
|
|
|
|
2014-03-07 23:14:31 +07:00
|
|
|
if (state->irq > 0)
|
2009-09-22 16:07:06 +07:00
|
|
|
free_irq(client->irq, state);
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2015-01-23 22:52:26 +07:00
|
|
|
media_entity_cleanup(&sd->entity);
|
2014-03-07 23:14:28 +07:00
|
|
|
adv7180_exit_controls(state);
|
2015-01-23 22:52:31 +07:00
|
|
|
|
2015-01-23 22:52:32 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_I2P)
|
|
|
|
i2c_unregister_device(state->vpp_client);
|
2015-01-23 22:52:31 +07:00
|
|
|
if (state->chip_info->flags & ADV7180_FLAG_MIPI_CSI2)
|
|
|
|
i2c_unregister_device(state->csi_client);
|
|
|
|
|
2014-03-07 23:14:27 +07:00
|
|
|
mutex_destroy(&state->mutex);
|
2015-01-23 22:52:31 +07:00
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct i2c_device_id adv7180_id[] = {
|
2015-01-23 22:52:28 +07:00
|
|
|
{ "adv7180", (kernel_ulong_t)&adv7180_info },
|
2015-01-23 22:52:29 +07:00
|
|
|
{ "adv7182", (kernel_ulong_t)&adv7182_info },
|
2015-01-23 22:52:30 +07:00
|
|
|
{ "adv7280", (kernel_ulong_t)&adv7280_info },
|
2015-01-23 22:52:31 +07:00
|
|
|
{ "adv7280-m", (kernel_ulong_t)&adv7280_m_info },
|
2015-01-23 22:52:30 +07:00
|
|
|
{ "adv7281", (kernel_ulong_t)&adv7281_info },
|
2015-01-23 22:52:31 +07:00
|
|
|
{ "adv7281-m", (kernel_ulong_t)&adv7281_m_info },
|
|
|
|
{ "adv7281-ma", (kernel_ulong_t)&adv7281_ma_info },
|
2015-01-23 22:52:32 +07:00
|
|
|
{ "adv7282", (kernel_ulong_t)&adv7282_info },
|
|
|
|
{ "adv7282-m", (kernel_ulong_t)&adv7282_m_info },
|
2009-09-19 07:17:20 +07:00
|
|
|
{},
|
|
|
|
};
|
2015-01-23 22:52:28 +07:00
|
|
|
MODULE_DEVICE_TABLE(i2c, adv7180_id);
|
2009-09-19 07:17:20 +07:00
|
|
|
|
2013-04-13 15:25:59 +07:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
static int adv7180_suspend(struct device *dev)
|
2012-04-12 22:39:36 +07:00
|
|
|
{
|
2013-04-13 15:25:59 +07:00
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
2014-03-11 00:05:39 +07:00
|
|
|
struct v4l2_subdev *sd = i2c_get_clientdata(client);
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
2012-04-12 22:39:36 +07:00
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
return adv7180_set_power(state, false);
|
2012-04-12 22:39:36 +07:00
|
|
|
}
|
|
|
|
|
2013-04-13 15:25:59 +07:00
|
|
|
static int adv7180_resume(struct device *dev)
|
2012-04-12 22:39:36 +07:00
|
|
|
{
|
2013-04-13 15:25:59 +07:00
|
|
|
struct i2c_client *client = to_i2c_client(dev);
|
2012-04-12 22:39:36 +07:00
|
|
|
struct v4l2_subdev *sd = i2c_get_clientdata(client);
|
|
|
|
struct adv7180_state *state = to_state(sd);
|
|
|
|
int ret;
|
|
|
|
|
2015-01-23 22:52:24 +07:00
|
|
|
ret = init_device(state);
|
2012-04-12 22:39:36 +07:00
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
2015-01-23 22:52:25 +07:00
|
|
|
|
|
|
|
ret = adv7180_set_power(state, state->powered);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2012-04-12 22:39:36 +07:00
|
|
|
return 0;
|
|
|
|
}
|
2013-04-13 15:25:59 +07:00
|
|
|
|
|
|
|
static SIMPLE_DEV_PM_OPS(adv7180_pm_ops, adv7180_suspend, adv7180_resume);
|
|
|
|
#define ADV7180_PM_OPS (&adv7180_pm_ops)
|
|
|
|
|
|
|
|
#else
|
|
|
|
#define ADV7180_PM_OPS NULL
|
2012-04-12 22:39:36 +07:00
|
|
|
#endif
|
|
|
|
|
2009-09-19 07:17:20 +07:00
|
|
|
static struct i2c_driver adv7180_driver = {
|
|
|
|
.driver = {
|
2012-04-12 22:39:36 +07:00
|
|
|
.owner = THIS_MODULE,
|
2012-07-11 21:29:33 +07:00
|
|
|
.name = KBUILD_MODNAME,
|
2013-04-13 15:25:59 +07:00
|
|
|
.pm = ADV7180_PM_OPS,
|
2012-04-12 22:39:36 +07:00
|
|
|
},
|
|
|
|
.probe = adv7180_probe,
|
2012-12-22 04:17:53 +07:00
|
|
|
.remove = adv7180_remove,
|
2012-04-12 22:39:36 +07:00
|
|
|
.id_table = adv7180_id,
|
2009-09-19 07:17:20 +07:00
|
|
|
};
|
|
|
|
|
2012-02-12 16:56:32 +07:00
|
|
|
module_i2c_driver(adv7180_driver);
|
2009-09-19 07:17:20 +07:00
|
|
|
|
|
|
|
MODULE_DESCRIPTION("Analog Devices ADV7180 video decoder driver");
|
|
|
|
MODULE_AUTHOR("Mocean Laboratories");
|
|
|
|
MODULE_LICENSE("GPL v2");
|