2018-06-12 12:56:51 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
//
|
|
|
|
// Fifo-attached Serial Interface (FSI) support for SH7724
|
|
|
|
//
|
|
|
|
// Copyright (C) 2009 Renesas Solutions Corp.
|
|
|
|
// Kuninori Morimoto <morimoto.kuninori@renesas.com>
|
|
|
|
//
|
|
|
|
// Based on ssi.c
|
|
|
|
// Copyright (c) 2007 Manuel Lauss <mano@roarinelk.homelinux.net>
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
#include <linux/delay.h>
|
2012-02-03 15:59:33 +07:00
|
|
|
#include <linux/dma-mapping.h>
|
2009-11-30 18:24:48 +07:00
|
|
|
#include <linux/pm_runtime.h>
|
2009-08-20 19:01:05 +07:00
|
|
|
#include <linux/io.h>
|
2013-01-10 15:34:08 +07:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_device.h>
|
2012-02-03 15:59:33 +07:00
|
|
|
#include <linux/scatterlist.h>
|
|
|
|
#include <linux/sh_dma.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/slab.h>
|
2011-07-15 23:38:28 +07:00
|
|
|
#include <linux/module.h>
|
2012-10-03 19:33:50 +07:00
|
|
|
#include <linux/workqueue.h>
|
2009-08-20 19:01:05 +07:00
|
|
|
#include <sound/soc.h>
|
2012-11-06 09:30:38 +07:00
|
|
|
#include <sound/pcm_params.h>
|
2009-08-20 19:01:05 +07:00
|
|
|
#include <sound/sh_fsi.h>
|
|
|
|
|
2010-12-03 15:37:55 +07:00
|
|
|
/* PortA/PortB register */
|
|
|
|
#define REG_DO_FMT 0x0000
|
|
|
|
#define REG_DOFF_CTL 0x0004
|
|
|
|
#define REG_DOFF_ST 0x0008
|
|
|
|
#define REG_DI_FMT 0x000C
|
|
|
|
#define REG_DIFF_CTL 0x0010
|
|
|
|
#define REG_DIFF_ST 0x0014
|
|
|
|
#define REG_CKG1 0x0018
|
|
|
|
#define REG_CKG2 0x001C
|
|
|
|
#define REG_DIDT 0x0020
|
|
|
|
#define REG_DODT 0x0024
|
|
|
|
#define REG_MUTE_ST 0x0028
|
2011-11-07 13:05:25 +07:00
|
|
|
#define REG_OUT_DMAC 0x002C
|
2010-12-03 15:37:55 +07:00
|
|
|
#define REG_OUT_SEL 0x0030
|
2011-11-07 13:05:25 +07:00
|
|
|
#define REG_IN_DMAC 0x0038
|
2010-03-25 17:15:53 +07:00
|
|
|
|
2010-12-03 15:38:03 +07:00
|
|
|
/* master register */
|
|
|
|
#define MST_CLK_RST 0x0210
|
|
|
|
#define MST_SOFT_RST 0x0214
|
|
|
|
#define MST_FIFO_SZ 0x0218
|
|
|
|
|
|
|
|
/* core register (depend on FSI version) */
|
2010-07-29 14:48:32 +07:00
|
|
|
#define A_MST_CTLR 0x0180
|
|
|
|
#define B_MST_CTLR 0x01A0
|
2010-03-25 17:15:53 +07:00
|
|
|
#define CPU_INT_ST 0x01F4
|
|
|
|
#define CPU_IEMSK 0x01F8
|
|
|
|
#define CPU_IMSK 0x01FC
|
2009-08-20 19:01:05 +07:00
|
|
|
#define INT_ST 0x0200
|
|
|
|
#define IEMSK 0x0204
|
|
|
|
#define IMSK 0x0208
|
|
|
|
|
|
|
|
/* DO_FMT */
|
|
|
|
/* DI_FMT */
|
2012-02-03 15:59:33 +07:00
|
|
|
#define CR_BWS_MASK (0x3 << 20) /* FSI2 */
|
2010-12-03 15:36:24 +07:00
|
|
|
#define CR_BWS_24 (0x0 << 20) /* FSI2 */
|
|
|
|
#define CR_BWS_16 (0x1 << 20) /* FSI2 */
|
|
|
|
#define CR_BWS_20 (0x2 << 20) /* FSI2 */
|
|
|
|
|
|
|
|
#define CR_DTMD_PCM (0x0 << 8) /* FSI2 */
|
|
|
|
#define CR_DTMD_SPDIF_PCM (0x1 << 8) /* FSI2 */
|
|
|
|
#define CR_DTMD_SPDIF_STREAM (0x2 << 8) /* FSI2 */
|
|
|
|
|
2010-07-13 10:13:00 +07:00
|
|
|
#define CR_MONO (0x0 << 4)
|
|
|
|
#define CR_MONO_D (0x1 << 4)
|
|
|
|
#define CR_PCM (0x2 << 4)
|
|
|
|
#define CR_I2S (0x3 << 4)
|
|
|
|
#define CR_TDM (0x4 << 4)
|
|
|
|
#define CR_TDM_D (0x5 << 4)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:59:33 +07:00
|
|
|
/* OUT_DMAC */
|
|
|
|
/* IN_DMAC */
|
|
|
|
#define VDMD_MASK (0x3 << 4)
|
|
|
|
#define VDMD_FRONT (0x0 << 4) /* Package in front */
|
|
|
|
#define VDMD_BACK (0x1 << 4) /* Package in back */
|
|
|
|
#define VDMD_STREAM (0x2 << 4) /* Stream mode(16bit * 2) */
|
|
|
|
|
|
|
|
#define DMA_ON (0x1 << 0)
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
/* DOFF_CTL */
|
|
|
|
/* DIFF_CTL */
|
|
|
|
#define IRQ_HALF 0x00100000
|
|
|
|
#define FIFO_CLR 0x00000001
|
|
|
|
|
|
|
|
/* DOFF_ST */
|
|
|
|
#define ERR_OVER 0x00000010
|
|
|
|
#define ERR_UNDER 0x00000001
|
2009-12-28 12:09:16 +07:00
|
|
|
#define ST_ERR (ERR_OVER | ERR_UNDER)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-07-13 10:13:14 +07:00
|
|
|
/* CKG1 */
|
|
|
|
#define ACKMD_MASK 0x00007000
|
|
|
|
#define BPFMD_MASK 0x00000700
|
2011-01-20 09:46:02 +07:00
|
|
|
#define DIMD (1 << 4)
|
|
|
|
#define DOMD (1 << 0)
|
2010-07-13 10:13:14 +07:00
|
|
|
|
2010-07-29 14:48:32 +07:00
|
|
|
/* A/B MST_CTLR */
|
|
|
|
#define BP (1 << 4) /* Fix the signal of Biphase output */
|
|
|
|
#define SE (1 << 0) /* Fix the master clock */
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
/* CLK_RST */
|
2011-04-21 08:33:52 +07:00
|
|
|
#define CRB (1 << 4)
|
|
|
|
#define CRA (1 << 0)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-10-12 09:40:53 +07:00
|
|
|
/* IO SHIFT / MACRO */
|
|
|
|
#define BI_SHIFT 12
|
|
|
|
#define BO_SHIFT 8
|
|
|
|
#define AI_SHIFT 4
|
|
|
|
#define AO_SHIFT 0
|
|
|
|
#define AB_IO(param, shift) (param << shift)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-03-24 13:27:24 +07:00
|
|
|
/* SOFT_RST */
|
|
|
|
#define PBSR (1 << 12) /* Port B Software Reset */
|
|
|
|
#define PASR (1 << 8) /* Port A Software Reset */
|
|
|
|
#define IR (1 << 4) /* Interrupt Reset */
|
|
|
|
#define FSISR (1 << 0) /* Software Reset */
|
|
|
|
|
2010-12-03 15:36:24 +07:00
|
|
|
/* OUT_SEL (FSI2) */
|
|
|
|
#define DMMD (1 << 4) /* SPDIF output timing 0: Biphase only */
|
|
|
|
/* 1: Biphase and serial */
|
|
|
|
|
2010-03-25 17:15:51 +07:00
|
|
|
/* FIFO_SZ */
|
2010-10-12 09:40:53 +07:00
|
|
|
#define FIFO_SZ_MASK 0x7
|
2010-03-25 17:15:51 +07:00
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
#define FSI_RATES SNDRV_PCM_RATE_8000_96000
|
|
|
|
|
|
|
|
#define FSI_FMTS (SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE)
|
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
/*
|
|
|
|
* bus options
|
|
|
|
*
|
|
|
|
* 0x000000BA
|
|
|
|
*
|
|
|
|
* A : sample widtht 16bit setting
|
|
|
|
* B : sample widtht 24bit setting
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define SHIFT_16DATA 0
|
|
|
|
#define SHIFT_24DATA 4
|
|
|
|
|
|
|
|
#define PACKAGE_24BITBUS_BACK 0
|
|
|
|
#define PACKAGE_24BITBUS_FRONT 1
|
|
|
|
#define PACKAGE_16BITBUS_STREAM 2
|
|
|
|
|
|
|
|
#define BUSOP_SET(s, a) ((a) << SHIFT_ ## s ## DATA)
|
|
|
|
#define BUSOP_GET(s, a) (((a) >> SHIFT_ ## s ## DATA) & 0xF)
|
|
|
|
|
2010-09-17 11:48:45 +07:00
|
|
|
/*
|
|
|
|
* FSI driver use below type name for variable
|
|
|
|
*
|
|
|
|
* xxx_num : number of data
|
2011-05-23 18:46:03 +07:00
|
|
|
* xxx_pos : position of data
|
|
|
|
* xxx_capa : capacity of data
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* period/frame/sample image
|
|
|
|
*
|
|
|
|
* ex) PCM (2ch)
|
|
|
|
*
|
|
|
|
* period pos period pos
|
|
|
|
* [n] [n + 1]
|
|
|
|
* |<-------------------- period--------------------->|
|
|
|
|
* ==|============================================ ... =|==
|
|
|
|
* | |
|
|
|
|
* ||<----- frame ----->|<------ frame ----->| ... |
|
|
|
|
* |+--------------------+--------------------+- ... |
|
|
|
|
* ||[ sample ][ sample ]|[ sample ][ sample ]| ... |
|
|
|
|
* |+--------------------+--------------------+- ... |
|
|
|
|
* ==|============================================ ... =|==
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* FSI FIFO image
|
|
|
|
*
|
|
|
|
* | |
|
|
|
|
* | |
|
|
|
|
* | [ sample ] |
|
|
|
|
* | [ sample ] |
|
|
|
|
* | [ sample ] |
|
|
|
|
* | [ sample ] |
|
|
|
|
* --> go to codecs
|
2010-09-17 11:48:45 +07:00
|
|
|
*/
|
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
/*
|
|
|
|
* FSI clock
|
|
|
|
*
|
|
|
|
* FSIxCLK [CPG] (ick) -------> |
|
|
|
|
* |-> FSI_DIV (div)-> FSI2
|
|
|
|
* FSIxCK [external] (xck) ---> |
|
|
|
|
*/
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* struct
|
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
struct fsi_stream_handler;
|
2010-10-12 17:19:28 +07:00
|
|
|
struct fsi_stream {
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
/*
|
|
|
|
* these are initialized by fsi_stream_init()
|
|
|
|
*/
|
|
|
|
struct snd_pcm_substream *substream;
|
2011-05-23 18:46:03 +07:00
|
|
|
int fifo_sample_capa; /* sample capacity of FSI FIFO */
|
|
|
|
int buff_sample_capa; /* sample capacity of ALSA buffer */
|
|
|
|
int buff_sample_pos; /* sample position of ALSA buffer */
|
|
|
|
int period_samples; /* sample number / 1 period */
|
|
|
|
int period_pos; /* current period position */
|
2012-02-03 15:50:09 +07:00
|
|
|
int sample_width; /* sample width */
|
2010-12-17 10:55:22 +07:00
|
|
|
int uerr_num;
|
|
|
|
int oerr_num;
|
2012-02-03 15:55:55 +07:00
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
/*
|
|
|
|
* bus options
|
|
|
|
*/
|
|
|
|
u32 bus_option;
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
/*
|
|
|
|
* thse are initialized by fsi_handler_init()
|
|
|
|
*/
|
|
|
|
struct fsi_stream_handler *handler;
|
|
|
|
struct fsi_priv *priv;
|
2012-02-03 15:59:33 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* these are for DMAEngine
|
|
|
|
*/
|
|
|
|
struct dma_chan *chan;
|
2013-12-11 11:46:59 +07:00
|
|
|
int dma_id;
|
2010-10-12 17:19:28 +07:00
|
|
|
};
|
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
struct fsi_clk {
|
|
|
|
/* see [FSI clock] */
|
|
|
|
struct clk *own;
|
|
|
|
struct clk *xck;
|
|
|
|
struct clk *ick;
|
|
|
|
struct clk *div;
|
|
|
|
int (*set_rate)(struct device *dev,
|
2012-12-17 13:12:21 +07:00
|
|
|
struct fsi_priv *fsi);
|
2012-11-06 09:30:38 +07:00
|
|
|
|
|
|
|
unsigned long rate;
|
|
|
|
unsigned int count;
|
|
|
|
};
|
|
|
|
|
2010-10-12 17:19:28 +07:00
|
|
|
struct fsi_priv {
|
|
|
|
void __iomem *base;
|
2015-02-17 08:48:19 +07:00
|
|
|
phys_addr_t phys;
|
2010-10-12 17:19:28 +07:00
|
|
|
struct fsi_master *master;
|
|
|
|
|
|
|
|
struct fsi_stream playback;
|
|
|
|
struct fsi_stream capture;
|
2010-07-29 14:48:32 +07:00
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
struct fsi_clk clock;
|
|
|
|
|
2012-05-18 07:34:53 +07:00
|
|
|
u32 fmt;
|
2011-05-23 18:46:07 +07:00
|
|
|
|
2011-04-21 08:33:36 +07:00
|
|
|
int chan_num:16;
|
2014-06-19 14:40:31 +07:00
|
|
|
unsigned int clk_master:1;
|
|
|
|
unsigned int clk_cpg:1;
|
|
|
|
unsigned int spdif:1;
|
|
|
|
unsigned int enable_stream:1;
|
|
|
|
unsigned int bit_clk_inv:1;
|
|
|
|
unsigned int lr_clk_inv:1;
|
2009-08-20 19:01:05 +07:00
|
|
|
};
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
struct fsi_stream_handler {
|
2012-02-03 15:59:02 +07:00
|
|
|
int (*init)(struct fsi_priv *fsi, struct fsi_stream *io);
|
|
|
|
int (*quit)(struct fsi_priv *fsi, struct fsi_stream *io);
|
2012-05-25 13:56:19 +07:00
|
|
|
int (*probe)(struct fsi_priv *fsi, struct fsi_stream *io, struct device *dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
int (*transfer)(struct fsi_priv *fsi, struct fsi_stream *io);
|
|
|
|
int (*remove)(struct fsi_priv *fsi, struct fsi_stream *io);
|
2013-05-28 14:55:12 +07:00
|
|
|
int (*start_stop)(struct fsi_priv *fsi, struct fsi_stream *io,
|
2012-02-03 15:57:25 +07:00
|
|
|
int enable);
|
2012-02-03 15:55:55 +07:00
|
|
|
};
|
|
|
|
#define fsi_stream_handler_call(io, func, args...) \
|
|
|
|
(!(io) ? -ENODEV : \
|
|
|
|
!((io)->handler->func) ? 0 : \
|
|
|
|
(io)->handler->func(args))
|
|
|
|
|
2010-07-13 10:13:04 +07:00
|
|
|
struct fsi_core {
|
|
|
|
int ver;
|
|
|
|
|
2010-03-25 17:15:53 +07:00
|
|
|
u32 int_st;
|
|
|
|
u32 iemsk;
|
|
|
|
u32 imsk;
|
2010-12-03 15:37:44 +07:00
|
|
|
u32 a_mclk;
|
|
|
|
u32 b_mclk;
|
2010-03-25 17:15:53 +07:00
|
|
|
};
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
struct fsi_master {
|
|
|
|
void __iomem *base;
|
|
|
|
struct fsi_priv fsia;
|
|
|
|
struct fsi_priv fsib;
|
2013-01-10 15:34:08 +07:00
|
|
|
const struct fsi_core *core;
|
2010-01-28 11:46:16 +07:00
|
|
|
spinlock_t lock;
|
2009-08-20 19:01:05 +07:00
|
|
|
};
|
|
|
|
|
2017-05-17 00:20:00 +07:00
|
|
|
static inline int fsi_stream_is_play(struct fsi_priv *fsi,
|
|
|
|
struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
return &fsi->playback == io;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:26 +07:00
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* basic read write function
|
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2011-10-03 03:28:02 +07:00
|
|
|
static void __fsi_reg_write(u32 __iomem *reg, u32 data)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
|
|
|
/* valid data area is 24bit */
|
|
|
|
data &= 0x00ffffff;
|
|
|
|
|
2010-02-03 23:37:23 +07:00
|
|
|
__raw_writel(data, reg);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2011-10-03 03:28:02 +07:00
|
|
|
static u32 __fsi_reg_read(u32 __iomem *reg)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2010-02-03 23:37:23 +07:00
|
|
|
return __raw_readl(reg);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2011-10-03 03:28:02 +07:00
|
|
|
static void __fsi_reg_mask_set(u32 __iomem *reg, u32 mask, u32 data)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
|
|
|
u32 val = __fsi_reg_read(reg);
|
|
|
|
|
|
|
|
val &= ~mask;
|
|
|
|
val |= data & mask;
|
|
|
|
|
2010-02-03 23:37:23 +07:00
|
|
|
__fsi_reg_write(reg, val);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2010-12-03 15:37:55 +07:00
|
|
|
#define fsi_reg_write(p, r, d)\
|
2011-11-01 12:11:53 +07:00
|
|
|
__fsi_reg_write((p->base + REG_##r), d)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:37:55 +07:00
|
|
|
#define fsi_reg_read(p, r)\
|
2011-11-01 12:11:53 +07:00
|
|
|
__fsi_reg_read((p->base + REG_##r))
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:37:55 +07:00
|
|
|
#define fsi_reg_mask_set(p, r, m, d)\
|
2011-11-01 12:11:53 +07:00
|
|
|
__fsi_reg_mask_set((p->base + REG_##r), m, d)
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:38:03 +07:00
|
|
|
#define fsi_master_read(p, r) _fsi_master_read(p, MST_##r)
|
|
|
|
#define fsi_core_read(p, r) _fsi_master_read(p, p->core->r)
|
|
|
|
static u32 _fsi_master_read(struct fsi_master *master, u32 reg)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2010-01-28 11:46:16 +07:00
|
|
|
u32 ret;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&master->lock, flags);
|
2011-10-03 03:28:02 +07:00
|
|
|
ret = __fsi_reg_read(master->base + reg);
|
2010-01-28 11:46:16 +07:00
|
|
|
spin_unlock_irqrestore(&master->lock, flags);
|
|
|
|
|
|
|
|
return ret;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2010-12-03 15:38:03 +07:00
|
|
|
#define fsi_master_mask_set(p, r, m, d) _fsi_master_mask_set(p, MST_##r, m, d)
|
|
|
|
#define fsi_core_mask_set(p, r, m, d) _fsi_master_mask_set(p, p->core->r, m, d)
|
|
|
|
static void _fsi_master_mask_set(struct fsi_master *master,
|
2009-12-02 13:11:08 +07:00
|
|
|
u32 reg, u32 mask, u32 data)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2010-01-28 11:46:16 +07:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&master->lock, flags);
|
2011-10-03 03:28:02 +07:00
|
|
|
__fsi_reg_mask_set(master->base + reg, mask, data);
|
2010-01-28 11:46:16 +07:00
|
|
|
spin_unlock_irqrestore(&master->lock, flags);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* basic function
|
|
|
|
*/
|
2012-05-18 07:34:16 +07:00
|
|
|
static int fsi_version(struct fsi_master *master)
|
|
|
|
{
|
|
|
|
return master->core->ver;
|
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2009-12-02 13:11:08 +07:00
|
|
|
static struct fsi_master *fsi_get_master(struct fsi_priv *fsi)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
return fsi->master;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2011-04-21 08:33:36 +07:00
|
|
|
static int fsi_is_clk_master(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
return fsi->clk_master;
|
|
|
|
}
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
static int fsi_is_port_a(struct fsi_priv *fsi)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
return fsi->master->base == fsi->base;
|
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2011-05-23 18:46:07 +07:00
|
|
|
static int fsi_is_spdif(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
return fsi->spdif;
|
|
|
|
}
|
|
|
|
|
2012-11-16 16:17:30 +07:00
|
|
|
static int fsi_is_enable_stream(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
return fsi->enable_stream;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:54:02 +07:00
|
|
|
static int fsi_is_play(struct snd_pcm_substream *substream)
|
|
|
|
{
|
|
|
|
return substream->stream == SNDRV_PCM_STREAM_PLAYBACK;
|
|
|
|
}
|
|
|
|
|
2009-12-28 12:09:11 +07:00
|
|
|
static struct snd_soc_dai *fsi_get_dai(struct snd_pcm_substream *substream)
|
2009-12-02 13:11:08 +07:00
|
|
|
{
|
|
|
|
struct snd_soc_pcm_runtime *rtd = substream->private_data;
|
2009-12-28 12:09:11 +07:00
|
|
|
|
2010-03-18 03:15:21 +07:00
|
|
|
return rtd->cpu_dai;
|
2009-12-28 12:09:11 +07:00
|
|
|
}
|
|
|
|
|
2011-01-20 09:45:51 +07:00
|
|
|
static struct fsi_priv *fsi_get_priv_frm_dai(struct snd_soc_dai *dai)
|
2009-12-28 12:09:11 +07:00
|
|
|
{
|
2010-03-18 03:15:21 +07:00
|
|
|
struct fsi_master *master = snd_soc_dai_get_drvdata(dai);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-03-18 03:15:21 +07:00
|
|
|
if (dai->id == 0)
|
|
|
|
return &master->fsia;
|
|
|
|
else
|
|
|
|
return &master->fsib;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2011-01-20 09:45:51 +07:00
|
|
|
static struct fsi_priv *fsi_get_priv(struct snd_pcm_substream *substream)
|
|
|
|
{
|
|
|
|
return fsi_get_priv_frm_dai(fsi_get_dai(substream));
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
static u32 fsi_get_port_shift(struct fsi_priv *fsi, struct fsi_stream *io)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
2009-08-20 19:01:05 +07:00
|
|
|
int is_porta = fsi_is_port_a(fsi);
|
2010-10-12 09:40:53 +07:00
|
|
|
u32 shift;
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
if (is_porta)
|
2010-10-12 09:40:53 +07:00
|
|
|
shift = is_play ? AO_SHIFT : AI_SHIFT;
|
2009-08-20 19:01:05 +07:00
|
|
|
else
|
2010-10-12 09:40:53 +07:00
|
|
|
shift = is_play ? BO_SHIFT : BI_SHIFT;
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-10-12 09:40:53 +07:00
|
|
|
return shift;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2011-05-23 18:46:03 +07:00
|
|
|
static int fsi_frame2sample(struct fsi_priv *fsi, int frames)
|
|
|
|
{
|
|
|
|
return frames * fsi->chan_num;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_sample2frame(struct fsi_priv *fsi, int samples)
|
|
|
|
{
|
|
|
|
return samples / fsi->chan_num;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:26 +07:00
|
|
|
static int fsi_get_current_fifo_samples(struct fsi_priv *fsi,
|
|
|
|
struct fsi_stream *io)
|
2012-02-03 15:50:35 +07:00
|
|
|
{
|
2012-02-03 15:55:26 +07:00
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
2012-02-03 15:50:35 +07:00
|
|
|
u32 status;
|
|
|
|
int frames;
|
|
|
|
|
|
|
|
status = is_play ?
|
|
|
|
fsi_reg_read(fsi, DOFF_ST) :
|
|
|
|
fsi_reg_read(fsi, DIFF_ST);
|
|
|
|
|
|
|
|
frames = 0x1ff & (status >> 8);
|
|
|
|
|
|
|
|
return fsi_frame2sample(fsi, frames);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_count_fifo_err(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
u32 ostatus = fsi_reg_read(fsi, DOFF_ST);
|
|
|
|
u32 istatus = fsi_reg_read(fsi, DIFF_ST);
|
|
|
|
|
|
|
|
if (ostatus & ERR_OVER)
|
|
|
|
fsi->playback.oerr_num++;
|
|
|
|
|
|
|
|
if (ostatus & ERR_UNDER)
|
|
|
|
fsi->playback.uerr_num++;
|
|
|
|
|
|
|
|
if (istatus & ERR_OVER)
|
|
|
|
fsi->capture.oerr_num++;
|
|
|
|
|
|
|
|
if (istatus & ERR_UNDER)
|
|
|
|
fsi->capture.uerr_num++;
|
|
|
|
|
|
|
|
fsi_reg_write(fsi, DOFF_ST, 0);
|
|
|
|
fsi_reg_write(fsi, DIFF_ST, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* fsi_stream_xx() function
|
|
|
|
*/
|
|
|
|
static inline struct fsi_stream *fsi_stream_get(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct snd_pcm_substream *substream)
|
2012-02-03 15:50:35 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
return fsi_is_play(substream) ? &fsi->playback : &fsi->capture;
|
2012-02-03 15:50:35 +07:00
|
|
|
}
|
|
|
|
|
2011-05-23 18:46:35 +07:00
|
|
|
static int fsi_stream_is_working(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io)
|
2011-05-23 18:46:35 +07:00
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
unsigned long flags;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&master->lock, flags);
|
2012-02-03 15:57:40 +07:00
|
|
|
ret = !!(io->substream && io->substream->runtime);
|
2011-05-23 18:46:35 +07:00
|
|
|
spin_unlock_irqrestore(&master->lock, flags);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
static struct fsi_priv *fsi_stream_to_priv(struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
return io->priv;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:52:07 +07:00
|
|
|
static void fsi_stream_init(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io,
|
2011-05-23 18:45:57 +07:00
|
|
|
struct snd_pcm_substream *substream)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2011-05-23 18:45:57 +07:00
|
|
|
struct snd_pcm_runtime *runtime = substream->runtime;
|
2011-05-23 18:46:13 +07:00
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
unsigned long flags;
|
2010-10-12 17:19:28 +07:00
|
|
|
|
2011-05-23 18:46:13 +07:00
|
|
|
spin_lock_irqsave(&master->lock, flags);
|
2010-10-12 17:19:28 +07:00
|
|
|
io->substream = substream;
|
2011-05-23 18:46:03 +07:00
|
|
|
io->buff_sample_capa = fsi_frame2sample(fsi, runtime->buffer_size);
|
|
|
|
io->buff_sample_pos = 0;
|
|
|
|
io->period_samples = fsi_frame2sample(fsi, runtime->period_size);
|
|
|
|
io->period_pos = 0;
|
2012-02-03 15:50:09 +07:00
|
|
|
io->sample_width = samples_to_bytes(runtime, 1);
|
2012-05-18 07:36:47 +07:00
|
|
|
io->bus_option = 0;
|
2010-12-17 10:55:22 +07:00
|
|
|
io->oerr_num = -1; /* ignore 1st err */
|
|
|
|
io->uerr_num = -1; /* ignore 1st err */
|
2012-02-03 15:59:02 +07:00
|
|
|
fsi_stream_handler_call(io, init, fsi, io);
|
2011-05-23 18:46:13 +07:00
|
|
|
spin_unlock_irqrestore(&master->lock, flags);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
static void fsi_stream_quit(struct fsi_priv *fsi, struct fsi_stream *io)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2010-12-17 10:55:22 +07:00
|
|
|
struct snd_soc_dai *dai = fsi_get_dai(io->substream);
|
2011-05-23 18:46:13 +07:00
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
unsigned long flags;
|
2010-12-17 10:55:22 +07:00
|
|
|
|
2011-05-23 18:46:13 +07:00
|
|
|
spin_lock_irqsave(&master->lock, flags);
|
2010-12-17 10:55:22 +07:00
|
|
|
|
|
|
|
if (io->oerr_num > 0)
|
|
|
|
dev_err(dai->dev, "over_run = %d\n", io->oerr_num);
|
|
|
|
|
|
|
|
if (io->uerr_num > 0)
|
|
|
|
dev_err(dai->dev, "under_run = %d\n", io->uerr_num);
|
2010-10-12 17:19:28 +07:00
|
|
|
|
2012-02-03 15:59:02 +07:00
|
|
|
fsi_stream_handler_call(io, quit, fsi, io);
|
2010-10-12 17:19:28 +07:00
|
|
|
io->substream = NULL;
|
2011-05-23 18:46:03 +07:00
|
|
|
io->buff_sample_capa = 0;
|
|
|
|
io->buff_sample_pos = 0;
|
|
|
|
io->period_samples = 0;
|
|
|
|
io->period_pos = 0;
|
2012-02-03 15:50:09 +07:00
|
|
|
io->sample_width = 0;
|
2012-05-18 07:36:47 +07:00
|
|
|
io->bus_option = 0;
|
2010-12-17 10:55:22 +07:00
|
|
|
io->oerr_num = 0;
|
|
|
|
io->uerr_num = 0;
|
2011-05-23 18:46:13 +07:00
|
|
|
spin_unlock_irqrestore(&master->lock, flags);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
static int fsi_stream_transfer(struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
struct fsi_priv *fsi = fsi_stream_to_priv(io);
|
|
|
|
if (!fsi)
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
return fsi_stream_handler_call(io, transfer, fsi, io);
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:57:25 +07:00
|
|
|
#define fsi_stream_start(fsi, io)\
|
|
|
|
fsi_stream_handler_call(io, start_stop, fsi, io, 1)
|
|
|
|
|
|
|
|
#define fsi_stream_stop(fsi, io)\
|
|
|
|
fsi_stream_handler_call(io, start_stop, fsi, io, 0)
|
|
|
|
|
2012-05-25 13:56:19 +07:00
|
|
|
static int fsi_stream_probe(struct fsi_priv *fsi, struct device *dev)
|
2012-02-03 15:55:55 +07:00
|
|
|
{
|
|
|
|
struct fsi_stream *io;
|
|
|
|
int ret1, ret2;
|
|
|
|
|
|
|
|
io = &fsi->playback;
|
2012-05-25 13:56:19 +07:00
|
|
|
ret1 = fsi_stream_handler_call(io, probe, fsi, io, dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
|
|
|
|
io = &fsi->capture;
|
2012-05-25 13:56:19 +07:00
|
|
|
ret2 = fsi_stream_handler_call(io, probe, fsi, io, dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
|
|
|
|
if (ret1 < 0)
|
|
|
|
return ret1;
|
|
|
|
if (ret2 < 0)
|
|
|
|
return ret2;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_stream_remove(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
struct fsi_stream *io;
|
|
|
|
int ret1, ret2;
|
|
|
|
|
|
|
|
io = &fsi->playback;
|
|
|
|
ret1 = fsi_stream_handler_call(io, remove, fsi, io);
|
|
|
|
|
|
|
|
io = &fsi->capture;
|
|
|
|
ret2 = fsi_stream_handler_call(io, remove, fsi, io);
|
|
|
|
|
|
|
|
if (ret1 < 0)
|
|
|
|
return ret1;
|
|
|
|
if (ret2 < 0)
|
|
|
|
return ret2;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
/*
|
|
|
|
* format/bus/dma setting
|
|
|
|
*/
|
|
|
|
static void fsi_format_bus_setup(struct fsi_priv *fsi, struct fsi_stream *io,
|
|
|
|
u32 bus, struct device *dev)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
|
|
|
u32 fmt = fsi->fmt;
|
|
|
|
|
|
|
|
if (fsi_version(master) >= 2) {
|
|
|
|
u32 dma = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* FSI2 needs DMA/Bus setting
|
|
|
|
*/
|
|
|
|
switch (bus) {
|
|
|
|
case PACKAGE_24BITBUS_FRONT:
|
|
|
|
fmt |= CR_BWS_24;
|
|
|
|
dma |= VDMD_FRONT;
|
|
|
|
dev_dbg(dev, "24bit bus / package in front\n");
|
|
|
|
break;
|
|
|
|
case PACKAGE_16BITBUS_STREAM:
|
|
|
|
fmt |= CR_BWS_16;
|
|
|
|
dma |= VDMD_STREAM;
|
|
|
|
dev_dbg(dev, "16bit bus / stream mode\n");
|
|
|
|
break;
|
|
|
|
case PACKAGE_24BITBUS_BACK:
|
|
|
|
default:
|
|
|
|
fmt |= CR_BWS_24;
|
|
|
|
dma |= VDMD_BACK;
|
|
|
|
dev_dbg(dev, "24bit bus / package in back\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (is_play)
|
|
|
|
fsi_reg_write(fsi, OUT_DMAC, dma);
|
|
|
|
else
|
|
|
|
fsi_reg_write(fsi, IN_DMAC, dma);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (is_play)
|
|
|
|
fsi_reg_write(fsi, DO_FMT, fmt);
|
|
|
|
else
|
|
|
|
fsi_reg_write(fsi, DI_FMT, fmt);
|
|
|
|
}
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* irq function
|
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
static void fsi_irq_enable(struct fsi_priv *fsi, struct fsi_stream *io)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
u32 data = AB_IO(1, fsi_get_port_shift(fsi, io));
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:38:03 +07:00
|
|
|
fsi_core_mask_set(master, imsk, data, data);
|
|
|
|
fsi_core_mask_set(master, iemsk, data, data);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
static void fsi_irq_disable(struct fsi_priv *fsi, struct fsi_stream *io)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
u32 data = AB_IO(1, fsi_get_port_shift(fsi, io));
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:38:03 +07:00
|
|
|
fsi_core_mask_set(master, imsk, data, 0);
|
|
|
|
fsi_core_mask_set(master, iemsk, data, 0);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2010-03-23 09:47:54 +07:00
|
|
|
static u32 fsi_irq_get_status(struct fsi_master *master)
|
|
|
|
{
|
2010-12-03 15:38:03 +07:00
|
|
|
return fsi_core_read(master, int_st);
|
2010-03-23 09:47:54 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_irq_clear_status(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
u32 data = 0;
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
data |= AB_IO(1, fsi_get_port_shift(fsi, &fsi->playback));
|
|
|
|
data |= AB_IO(1, fsi_get_port_shift(fsi, &fsi->capture));
|
2010-03-23 09:47:54 +07:00
|
|
|
|
|
|
|
/* clear interrupt factor */
|
2010-12-03 15:38:03 +07:00
|
|
|
fsi_core_mask_set(master, int_st, data, 0);
|
2010-03-23 09:47:54 +07:00
|
|
|
}
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* SPDIF master clock function
|
|
|
|
*
|
|
|
|
* These functions are used later FSI2
|
|
|
|
*/
|
2010-07-29 14:48:32 +07:00
|
|
|
static void fsi_spdif_clk_ctrl(struct fsi_priv *fsi, int enable)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
2010-12-03 15:37:44 +07:00
|
|
|
u32 mask, val;
|
2010-07-29 14:48:32 +07:00
|
|
|
|
2010-12-03 15:37:44 +07:00
|
|
|
mask = BP | SE;
|
|
|
|
val = enable ? mask : 0;
|
|
|
|
|
|
|
|
fsi_is_port_a(fsi) ?
|
2010-12-03 15:38:03 +07:00
|
|
|
fsi_core_mask_set(master, a_mclk, mask, val) :
|
|
|
|
fsi_core_mask_set(master, b_mclk, mask, val);
|
2010-07-29 14:48:32 +07:00
|
|
|
}
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
2011-04-21 08:33:52 +07:00
|
|
|
* clock function
|
2010-09-17 11:48:17 +07:00
|
|
|
*/
|
2012-11-06 09:30:38 +07:00
|
|
|
static int fsi_clk_init(struct device *dev,
|
|
|
|
struct fsi_priv *fsi,
|
|
|
|
int xck,
|
|
|
|
int ick,
|
|
|
|
int div,
|
|
|
|
int (*set_rate)(struct device *dev,
|
2012-12-17 13:12:21 +07:00
|
|
|
struct fsi_priv *fsi))
|
2012-11-06 09:30:38 +07:00
|
|
|
{
|
|
|
|
struct fsi_clk *clock = &fsi->clock;
|
|
|
|
int is_porta = fsi_is_port_a(fsi);
|
|
|
|
|
|
|
|
clock->xck = NULL;
|
|
|
|
clock->ick = NULL;
|
|
|
|
clock->div = NULL;
|
|
|
|
clock->rate = 0;
|
|
|
|
clock->count = 0;
|
|
|
|
clock->set_rate = set_rate;
|
|
|
|
|
|
|
|
clock->own = devm_clk_get(dev, NULL);
|
|
|
|
if (IS_ERR(clock->own))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* external clock */
|
|
|
|
if (xck) {
|
|
|
|
clock->xck = devm_clk_get(dev, is_porta ? "xcka" : "xckb");
|
|
|
|
if (IS_ERR(clock->xck)) {
|
|
|
|
dev_err(dev, "can't get xck clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
if (clock->xck == clock->own) {
|
|
|
|
dev_err(dev, "cpu doesn't support xck clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* FSIACLK/FSIBCLK */
|
|
|
|
if (ick) {
|
|
|
|
clock->ick = devm_clk_get(dev, is_porta ? "icka" : "ickb");
|
|
|
|
if (IS_ERR(clock->ick)) {
|
|
|
|
dev_err(dev, "can't get ick clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
if (clock->ick == clock->own) {
|
|
|
|
dev_err(dev, "cpu doesn't support ick clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* FSI-DIV */
|
|
|
|
if (div) {
|
|
|
|
clock->div = devm_clk_get(dev, is_porta ? "diva" : "divb");
|
|
|
|
if (IS_ERR(clock->div)) {
|
|
|
|
dev_err(dev, "can't get div clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
if (clock->div == clock->own) {
|
|
|
|
dev_err(dev, "cpu doens't support div clock\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define fsi_clk_invalid(fsi) fsi_clk_valid(fsi, 0)
|
|
|
|
static void fsi_clk_valid(struct fsi_priv *fsi, unsigned long rate)
|
|
|
|
{
|
|
|
|
fsi->clock.rate = rate;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_is_valid(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
return fsi->clock.set_rate &&
|
|
|
|
fsi->clock.rate;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_enable(struct device *dev,
|
2012-12-17 13:12:21 +07:00
|
|
|
struct fsi_priv *fsi)
|
2012-11-06 09:30:38 +07:00
|
|
|
{
|
|
|
|
struct fsi_clk *clock = &fsi->clock;
|
|
|
|
int ret = -EINVAL;
|
|
|
|
|
|
|
|
if (!fsi_clk_is_valid(fsi))
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
if (0 == clock->count) {
|
2012-12-17 13:12:21 +07:00
|
|
|
ret = clock->set_rate(dev, fsi);
|
2012-11-06 09:30:38 +07:00
|
|
|
if (ret < 0) {
|
|
|
|
fsi_clk_invalid(fsi);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2015-01-04 01:25:55 +07:00
|
|
|
clk_enable(clock->xck);
|
|
|
|
clk_enable(clock->ick);
|
|
|
|
clk_enable(clock->div);
|
2012-11-06 09:30:38 +07:00
|
|
|
|
|
|
|
clock->count++;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_disable(struct device *dev,
|
|
|
|
struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
struct fsi_clk *clock = &fsi->clock;
|
|
|
|
|
|
|
|
if (!fsi_clk_is_valid(fsi))
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (1 == clock->count--) {
|
2014-12-02 20:34:30 +07:00
|
|
|
clk_disable(clock->xck);
|
|
|
|
clk_disable(clock->ick);
|
|
|
|
clk_disable(clock->div);
|
2012-11-06 09:30:38 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_set_ackbpf(struct device *dev,
|
|
|
|
struct fsi_priv *fsi,
|
|
|
|
int ackmd, int bpfmd)
|
|
|
|
{
|
|
|
|
u32 data = 0;
|
|
|
|
|
|
|
|
/* check ackmd/bpfmd relationship */
|
|
|
|
if (bpfmd > ackmd) {
|
|
|
|
dev_err(dev, "unsupported rate (%d/%d)\n", ackmd, bpfmd);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* ACKMD */
|
|
|
|
switch (ackmd) {
|
|
|
|
case 512:
|
|
|
|
data |= (0x0 << 12);
|
|
|
|
break;
|
|
|
|
case 256:
|
|
|
|
data |= (0x1 << 12);
|
|
|
|
break;
|
|
|
|
case 128:
|
|
|
|
data |= (0x2 << 12);
|
|
|
|
break;
|
|
|
|
case 64:
|
|
|
|
data |= (0x3 << 12);
|
|
|
|
break;
|
|
|
|
case 32:
|
|
|
|
data |= (0x4 << 12);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
dev_err(dev, "unsupported ackmd (%d)\n", ackmd);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* BPFMD */
|
|
|
|
switch (bpfmd) {
|
|
|
|
case 32:
|
|
|
|
data |= (0x0 << 8);
|
|
|
|
break;
|
|
|
|
case 64:
|
|
|
|
data |= (0x1 << 8);
|
|
|
|
break;
|
|
|
|
case 128:
|
|
|
|
data |= (0x2 << 8);
|
|
|
|
break;
|
|
|
|
case 256:
|
|
|
|
data |= (0x3 << 8);
|
|
|
|
break;
|
|
|
|
case 512:
|
|
|
|
data |= (0x4 << 8);
|
|
|
|
break;
|
|
|
|
case 16:
|
|
|
|
data |= (0x7 << 8);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
dev_err(dev, "unsupported bpfmd (%d)\n", bpfmd);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(dev, "ACKMD/BPFMD = %d/%d\n", ackmd, bpfmd);
|
|
|
|
|
|
|
|
fsi_reg_mask_set(fsi, CKG1, (ACKMD_MASK | BPFMD_MASK) , data);
|
|
|
|
udelay(10);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_set_rate_external(struct device *dev,
|
2012-12-17 13:12:21 +07:00
|
|
|
struct fsi_priv *fsi)
|
2012-11-06 09:30:38 +07:00
|
|
|
{
|
|
|
|
struct clk *xck = fsi->clock.xck;
|
|
|
|
struct clk *ick = fsi->clock.ick;
|
2012-12-17 13:12:21 +07:00
|
|
|
unsigned long rate = fsi->clock.rate;
|
2012-11-06 09:30:38 +07:00
|
|
|
unsigned long xrate;
|
|
|
|
int ackmd, bpfmd;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
/* check clock rate */
|
|
|
|
xrate = clk_get_rate(xck);
|
|
|
|
if (xrate % rate) {
|
|
|
|
dev_err(dev, "unsupported clock rate\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
clk_set_parent(ick, xck);
|
|
|
|
clk_set_rate(ick, xrate);
|
|
|
|
|
|
|
|
bpfmd = fsi->chan_num * 32;
|
|
|
|
ackmd = xrate / rate;
|
|
|
|
|
|
|
|
dev_dbg(dev, "external/rate = %ld/%ld\n", xrate, rate);
|
|
|
|
|
|
|
|
ret = fsi_clk_set_ackbpf(dev, fsi, ackmd, bpfmd);
|
|
|
|
if (ret < 0)
|
|
|
|
dev_err(dev, "%s failed", __func__);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_clk_set_rate_cpg(struct device *dev,
|
2012-12-17 13:12:21 +07:00
|
|
|
struct fsi_priv *fsi)
|
2012-11-06 09:30:38 +07:00
|
|
|
{
|
|
|
|
struct clk *ick = fsi->clock.ick;
|
|
|
|
struct clk *div = fsi->clock.div;
|
2012-12-17 13:12:21 +07:00
|
|
|
unsigned long rate = fsi->clock.rate;
|
2012-11-06 09:30:38 +07:00
|
|
|
unsigned long target = 0; /* 12288000 or 11289600 */
|
|
|
|
unsigned long actual, cout;
|
|
|
|
unsigned long diff, min;
|
|
|
|
unsigned long best_cout, best_act;
|
|
|
|
int adj;
|
|
|
|
int ackmd, bpfmd;
|
|
|
|
int ret = -EINVAL;
|
|
|
|
|
|
|
|
if (!(12288000 % rate))
|
|
|
|
target = 12288000;
|
|
|
|
if (!(11289600 % rate))
|
|
|
|
target = 11289600;
|
|
|
|
if (!target) {
|
|
|
|
dev_err(dev, "unsupported rate\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
bpfmd = fsi->chan_num * 32;
|
|
|
|
ackmd = target / rate;
|
|
|
|
ret = fsi_clk_set_ackbpf(dev, fsi, ackmd, bpfmd);
|
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(dev, "%s failed", __func__);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The clock flow is
|
|
|
|
*
|
|
|
|
* [CPG] = cout => [FSI_DIV] = audio => [FSI] => [codec]
|
|
|
|
*
|
|
|
|
* But, it needs to find best match of CPG and FSI_DIV
|
|
|
|
* combination, since it is difficult to generate correct
|
|
|
|
* frequency of audio clock from ick clock only.
|
|
|
|
* Because ick is created from its parent clock.
|
|
|
|
*
|
|
|
|
* target = rate x [512/256/128/64]fs
|
|
|
|
* cout = round(target x adjustment)
|
|
|
|
* actual = cout / adjustment (by FSI-DIV) ~= target
|
|
|
|
* audio = actual
|
|
|
|
*/
|
|
|
|
min = ~0;
|
|
|
|
best_cout = 0;
|
|
|
|
best_act = 0;
|
|
|
|
for (adj = 1; adj < 0xffff; adj++) {
|
|
|
|
|
|
|
|
cout = target * adj;
|
|
|
|
if (cout > 100000000) /* max clock = 100MHz */
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* cout/actual audio clock */
|
|
|
|
cout = clk_round_rate(ick, cout);
|
|
|
|
actual = cout / adj;
|
|
|
|
|
|
|
|
/* find best frequency */
|
|
|
|
diff = abs(actual - target);
|
|
|
|
if (diff < min) {
|
|
|
|
min = diff;
|
|
|
|
best_cout = cout;
|
|
|
|
best_act = actual;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = clk_set_rate(ick, best_cout);
|
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(dev, "ick clock failed\n");
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = clk_set_rate(div, clk_round_rate(div, best_act));
|
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(dev, "div clock failed\n");
|
|
|
|
return -EIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(dev, "ick/div = %ld/%ld\n",
|
|
|
|
clk_get_rate(ick), clk_get_rate(div));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2014-06-23 07:55:41 +07:00
|
|
|
static void fsi_pointer_update(struct fsi_stream *io, int size)
|
|
|
|
{
|
|
|
|
io->buff_sample_pos += size;
|
|
|
|
|
|
|
|
if (io->buff_sample_pos >=
|
|
|
|
io->period_samples * (io->period_pos + 1)) {
|
|
|
|
struct snd_pcm_substream *substream = io->substream;
|
|
|
|
struct snd_pcm_runtime *runtime = substream->runtime;
|
|
|
|
|
|
|
|
io->period_pos++;
|
|
|
|
|
|
|
|
if (io->period_pos >= runtime->periods) {
|
|
|
|
io->buff_sample_pos = 0;
|
|
|
|
io->period_pos = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
snd_pcm_period_elapsed(substream);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-04-21 08:33:52 +07:00
|
|
|
/*
|
2012-02-03 15:56:27 +07:00
|
|
|
* pio data transfer handler
|
2011-04-21 08:33:52 +07:00
|
|
|
*/
|
2012-02-03 15:56:27 +07:00
|
|
|
static void fsi_pio_push16(struct fsi_priv *fsi, u8 *_buf, int samples)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
2012-11-16 16:17:30 +07:00
|
|
|
if (fsi_is_enable_stream(fsi)) {
|
2012-05-18 07:36:47 +07:00
|
|
|
/*
|
|
|
|
* stream mode
|
|
|
|
* see
|
|
|
|
* fsi_pio_push_init()
|
|
|
|
*/
|
|
|
|
u32 *buf = (u32 *)_buf;
|
|
|
|
|
|
|
|
for (i = 0; i < samples / 2; i++)
|
|
|
|
fsi_reg_write(fsi, DODT, buf[i]);
|
|
|
|
} else {
|
|
|
|
/* normal mode */
|
|
|
|
u16 *buf = (u16 *)_buf;
|
|
|
|
|
|
|
|
for (i = 0; i < samples; i++)
|
|
|
|
fsi_reg_write(fsi, DODT, ((u32)*(buf + i) << 8));
|
|
|
|
}
|
2012-02-03 15:56:27 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_pio_pop16(struct fsi_priv *fsi, u8 *_buf, int samples)
|
|
|
|
{
|
|
|
|
u16 *buf = (u16 *)_buf;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < samples; i++)
|
|
|
|
*(buf + i) = (u16)(fsi_reg_read(fsi, DIDT) >> 8);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_pio_push32(struct fsi_priv *fsi, u8 *_buf, int samples)
|
|
|
|
{
|
|
|
|
u32 *buf = (u32 *)_buf;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < samples; i++)
|
|
|
|
fsi_reg_write(fsi, DODT, *(buf + i));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_pio_pop32(struct fsi_priv *fsi, u8 *_buf, int samples)
|
|
|
|
{
|
|
|
|
u32 *buf = (u32 *)_buf;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < samples; i++)
|
|
|
|
*(buf + i) = fsi_reg_read(fsi, DIDT);
|
|
|
|
}
|
|
|
|
|
|
|
|
static u8 *fsi_pio_get_area(struct fsi_priv *fsi, struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
struct snd_pcm_runtime *runtime = io->substream->runtime;
|
|
|
|
|
|
|
|
return runtime->dma_area +
|
|
|
|
samples_to_bytes(runtime, io->buff_sample_pos);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_pio_transfer(struct fsi_priv *fsi, struct fsi_stream *io,
|
2012-02-03 15:52:38 +07:00
|
|
|
void (*run16)(struct fsi_priv *fsi, u8 *buf, int samples),
|
|
|
|
void (*run32)(struct fsi_priv *fsi, u8 *buf, int samples),
|
|
|
|
int samples)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2012-02-03 15:52:38 +07:00
|
|
|
u8 *buf;
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:57:40 +07:00
|
|
|
if (!fsi_stream_is_working(fsi, io))
|
2009-08-20 19:01:05 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2012-02-03 15:52:38 +07:00
|
|
|
buf = fsi_pio_get_area(fsi, io);
|
|
|
|
|
2012-02-03 15:50:59 +07:00
|
|
|
switch (io->sample_width) {
|
|
|
|
case 2:
|
2012-02-03 15:52:38 +07:00
|
|
|
run16(fsi, buf, samples);
|
2012-02-03 15:50:59 +07:00
|
|
|
break;
|
|
|
|
case 4:
|
2012-02-03 15:52:38 +07:00
|
|
|
run32(fsi, buf, samples);
|
2012-02-03 15:50:59 +07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
2010-09-17 11:49:05 +07:00
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2014-06-23 07:55:41 +07:00
|
|
|
fsi_pointer_update(io, samples);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-02-22 14:41:57 +07:00
|
|
|
return 0;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
static int fsi_pio_pop(struct fsi_priv *fsi, struct fsi_stream *io)
|
2009-10-30 10:02:44 +07:00
|
|
|
{
|
2012-02-03 15:50:59 +07:00
|
|
|
int sample_residues; /* samples in FSI fifo */
|
|
|
|
int sample_space; /* ALSA free samples space */
|
|
|
|
int samples;
|
|
|
|
|
2012-02-03 15:55:26 +07:00
|
|
|
sample_residues = fsi_get_current_fifo_samples(fsi, io);
|
2012-02-03 15:50:59 +07:00
|
|
|
sample_space = io->buff_sample_capa - io->buff_sample_pos;
|
|
|
|
|
|
|
|
samples = min(sample_residues, sample_space);
|
|
|
|
|
2012-02-03 15:56:27 +07:00
|
|
|
return fsi_pio_transfer(fsi, io,
|
2012-02-03 15:51:14 +07:00
|
|
|
fsi_pio_pop16,
|
|
|
|
fsi_pio_pop32,
|
2012-02-03 15:50:59 +07:00
|
|
|
samples);
|
2010-09-17 11:49:05 +07:00
|
|
|
}
|
2009-10-30 10:02:44 +07:00
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
static int fsi_pio_push(struct fsi_priv *fsi, struct fsi_stream *io)
|
2010-09-17 11:49:05 +07:00
|
|
|
{
|
2012-02-03 15:50:59 +07:00
|
|
|
int sample_residues; /* ALSA residue samples */
|
|
|
|
int sample_space; /* FSI fifo free samples space */
|
|
|
|
int samples;
|
|
|
|
|
|
|
|
sample_residues = io->buff_sample_capa - io->buff_sample_pos;
|
|
|
|
sample_space = io->fifo_sample_capa -
|
2012-02-03 15:55:26 +07:00
|
|
|
fsi_get_current_fifo_samples(fsi, io);
|
2012-02-03 15:50:59 +07:00
|
|
|
|
|
|
|
samples = min(sample_residues, sample_space);
|
|
|
|
|
2012-02-03 15:56:27 +07:00
|
|
|
return fsi_pio_transfer(fsi, io,
|
2012-02-03 15:51:14 +07:00
|
|
|
fsi_pio_push16,
|
|
|
|
fsi_pio_push32,
|
2012-02-03 15:50:59 +07:00
|
|
|
samples);
|
2009-10-30 10:02:44 +07:00
|
|
|
}
|
|
|
|
|
2013-05-28 14:55:12 +07:00
|
|
|
static int fsi_pio_start_stop(struct fsi_priv *fsi, struct fsi_stream *io,
|
2012-02-03 15:57:25 +07:00
|
|
|
int enable)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
u32 clk = fsi_is_port_a(fsi) ? CRA : CRB;
|
|
|
|
|
|
|
|
if (enable)
|
|
|
|
fsi_irq_enable(fsi, io);
|
|
|
|
else
|
|
|
|
fsi_irq_disable(fsi, io);
|
|
|
|
|
|
|
|
if (fsi_is_clk_master(fsi))
|
|
|
|
fsi_master_mask_set(master, CLK_RST, clk, (enable) ? clk : 0);
|
2013-05-28 14:55:12 +07:00
|
|
|
|
|
|
|
return 0;
|
2012-02-03 15:57:25 +07:00
|
|
|
}
|
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
static int fsi_pio_push_init(struct fsi_priv *fsi, struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* we can use 16bit stream mode
|
|
|
|
* when "playback" and "16bit data"
|
|
|
|
* and platform allows "stream mode"
|
|
|
|
* see
|
|
|
|
* fsi_pio_push16()
|
|
|
|
*/
|
2012-11-16 16:17:30 +07:00
|
|
|
if (fsi_is_enable_stream(fsi))
|
2012-05-18 07:36:47 +07:00
|
|
|
io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
|
|
|
|
BUSOP_SET(16, PACKAGE_16BITBUS_STREAM);
|
|
|
|
else
|
|
|
|
io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
|
|
|
|
BUSOP_SET(16, PACKAGE_24BITBUS_BACK);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_pio_pop_init(struct fsi_priv *fsi, struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* always 24bit bus, package back when "capture"
|
|
|
|
*/
|
|
|
|
io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
|
|
|
|
BUSOP_SET(16, PACKAGE_24BITBUS_BACK);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
static struct fsi_stream_handler fsi_pio_push_handler = {
|
2012-05-18 07:36:47 +07:00
|
|
|
.init = fsi_pio_push_init,
|
2012-02-03 15:55:55 +07:00
|
|
|
.transfer = fsi_pio_push,
|
2012-02-03 15:57:25 +07:00
|
|
|
.start_stop = fsi_pio_start_stop,
|
2012-02-03 15:55:55 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct fsi_stream_handler fsi_pio_pop_handler = {
|
2012-05-18 07:36:47 +07:00
|
|
|
.init = fsi_pio_pop_init,
|
2012-02-03 15:55:55 +07:00
|
|
|
.transfer = fsi_pio_pop,
|
2012-02-03 15:57:25 +07:00
|
|
|
.start_stop = fsi_pio_start_stop,
|
2012-02-03 15:55:55 +07:00
|
|
|
};
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
static irqreturn_t fsi_interrupt(int irq, void *data)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_master *master = data;
|
2010-03-23 09:47:54 +07:00
|
|
|
u32 int_st = fsi_irq_get_status(master);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
/* clear irq status */
|
2010-03-24 13:27:24 +07:00
|
|
|
fsi_master_mask_set(master, SOFT_RST, IR, 0);
|
|
|
|
fsi_master_mask_set(master, SOFT_RST, IR, IR);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-10-12 09:40:53 +07:00
|
|
|
if (int_st & AB_IO(1, AO_SHIFT))
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_transfer(&master->fsia.playback);
|
2010-10-12 09:40:53 +07:00
|
|
|
if (int_st & AB_IO(1, BO_SHIFT))
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_transfer(&master->fsib.playback);
|
2010-10-12 09:40:53 +07:00
|
|
|
if (int_st & AB_IO(1, AI_SHIFT))
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_transfer(&master->fsia.capture);
|
2010-10-12 09:40:53 +07:00
|
|
|
if (int_st & AB_IO(1, BI_SHIFT))
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_transfer(&master->fsib.capture);
|
2010-12-17 10:55:22 +07:00
|
|
|
|
|
|
|
fsi_count_fifo_err(&master->fsia);
|
|
|
|
fsi_count_fifo_err(&master->fsib);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-12-03 15:37:31 +07:00
|
|
|
fsi_irq_clear_status(&master->fsia);
|
|
|
|
fsi_irq_clear_status(&master->fsib);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2012-02-03 15:59:33 +07:00
|
|
|
/*
|
|
|
|
* dma data transfer handler
|
|
|
|
*/
|
|
|
|
static int fsi_dma_init(struct fsi_priv *fsi, struct fsi_stream *io)
|
|
|
|
{
|
2012-05-18 07:36:47 +07:00
|
|
|
/*
|
|
|
|
* 24bit data : 24bit bus / package in back
|
|
|
|
* 16bit data : 16bit bus / stream mode
|
|
|
|
*/
|
|
|
|
io->bus_option = BUSOP_SET(24, PACKAGE_24BITBUS_BACK) |
|
|
|
|
BUSOP_SET(16, PACKAGE_16BITBUS_STREAM);
|
|
|
|
|
2012-02-03 15:59:33 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void fsi_dma_complete(void *data)
|
|
|
|
{
|
|
|
|
struct fsi_stream *io = (struct fsi_stream *)data;
|
|
|
|
struct fsi_priv *fsi = fsi_stream_to_priv(io);
|
|
|
|
|
2014-06-23 07:55:41 +07:00
|
|
|
fsi_pointer_update(io, io->period_samples);
|
2012-02-03 15:59:33 +07:00
|
|
|
|
|
|
|
fsi_count_fifo_err(fsi);
|
|
|
|
}
|
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
static int fsi_dma_transfer(struct fsi_priv *fsi, struct fsi_stream *io)
|
2012-02-03 15:59:33 +07:00
|
|
|
{
|
2014-06-23 07:55:59 +07:00
|
|
|
struct snd_soc_dai *dai = fsi_get_dai(io->substream);
|
|
|
|
struct snd_pcm_substream *substream = io->substream;
|
2012-02-03 15:59:33 +07:00
|
|
|
struct dma_async_tx_descriptor *desc;
|
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
2014-08-17 21:18:20 +07:00
|
|
|
enum dma_transfer_direction dir;
|
2014-06-23 07:55:59 +07:00
|
|
|
int ret = -EIO;
|
|
|
|
|
2014-08-17 21:18:20 +07:00
|
|
|
if (is_play)
|
|
|
|
dir = DMA_MEM_TO_DEV;
|
|
|
|
else
|
|
|
|
dir = DMA_DEV_TO_MEM;
|
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
desc = dmaengine_prep_dma_cyclic(io->chan,
|
|
|
|
substream->runtime->dma_addr,
|
|
|
|
snd_pcm_lib_buffer_bytes(substream),
|
|
|
|
snd_pcm_lib_period_bytes(substream),
|
|
|
|
dir,
|
|
|
|
DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
|
|
|
|
if (!desc) {
|
|
|
|
dev_err(dai->dev, "dmaengine_prep_dma_cyclic() fail\n");
|
|
|
|
goto fsi_dma_transfer_err;
|
|
|
|
}
|
2013-08-26 13:36:23 +07:00
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
desc->callback = fsi_dma_complete;
|
|
|
|
desc->callback_param = io;
|
2013-08-26 13:36:23 +07:00
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
if (dmaengine_submit(desc) < 0) {
|
|
|
|
dev_err(dai->dev, "tx_submit() fail\n");
|
|
|
|
goto fsi_dma_transfer_err;
|
2012-02-03 15:59:33 +07:00
|
|
|
}
|
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
dma_async_issue_pending(io->chan);
|
2012-02-03 15:59:33 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* FIXME
|
|
|
|
*
|
|
|
|
* In DMAEngine case, codec and FSI cannot be started simultaneously
|
2012-10-03 19:33:50 +07:00
|
|
|
* since FSI is using the scheduler work queue.
|
2012-02-03 15:59:33 +07:00
|
|
|
* Therefore, in capture case, probably FSI FIFO will have got
|
|
|
|
* overflow error in this point.
|
|
|
|
* in that case, DMA cannot start transfer until error was cleared.
|
|
|
|
*/
|
|
|
|
if (!is_play) {
|
|
|
|
if (ERR_OVER & fsi_reg_read(fsi, DIFF_ST)) {
|
|
|
|
fsi_reg_mask_set(fsi, DIFF_CTL, FIFO_CLR, FIFO_CLR);
|
|
|
|
fsi_reg_write(fsi, DIFF_ST, 0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
ret = 0;
|
2012-02-03 15:59:33 +07:00
|
|
|
|
2014-06-23 07:55:59 +07:00
|
|
|
fsi_dma_transfer_err:
|
|
|
|
return ret;
|
2012-02-03 15:59:33 +07:00
|
|
|
}
|
|
|
|
|
2013-05-28 14:55:12 +07:00
|
|
|
static int fsi_dma_push_start_stop(struct fsi_priv *fsi, struct fsi_stream *io,
|
2012-02-03 15:59:33 +07:00
|
|
|
int start)
|
|
|
|
{
|
2012-05-25 13:55:11 +07:00
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
u32 clk = fsi_is_port_a(fsi) ? CRA : CRB;
|
2012-05-18 07:36:47 +07:00
|
|
|
u32 enable = start ? DMA_ON : 0;
|
2012-02-03 15:59:33 +07:00
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
fsi_reg_mask_set(fsi, OUT_DMAC, DMA_ON, enable);
|
2012-05-25 13:55:11 +07:00
|
|
|
|
2012-05-29 13:28:22 +07:00
|
|
|
dmaengine_terminate_all(io->chan);
|
|
|
|
|
2012-05-25 13:55:11 +07:00
|
|
|
if (fsi_is_clk_master(fsi))
|
|
|
|
fsi_master_mask_set(master, CLK_RST, clk, (enable) ? clk : 0);
|
2013-05-28 14:55:12 +07:00
|
|
|
|
|
|
|
return 0;
|
2012-02-03 15:59:33 +07:00
|
|
|
}
|
|
|
|
|
2012-05-25 13:56:19 +07:00
|
|
|
static int fsi_dma_probe(struct fsi_priv *fsi, struct fsi_stream *io, struct device *dev)
|
2012-02-03 15:59:33 +07:00
|
|
|
{
|
2013-12-11 11:46:59 +07:00
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
2012-02-03 15:59:33 +07:00
|
|
|
|
2015-11-19 04:16:48 +07:00
|
|
|
#ifdef CONFIG_SUPERH
|
|
|
|
dma_cap_mask_t mask;
|
2012-02-03 15:59:33 +07:00
|
|
|
dma_cap_zero(mask);
|
|
|
|
dma_cap_set(DMA_SLAVE, mask);
|
|
|
|
|
2015-11-19 04:16:48 +07:00
|
|
|
io->chan = dma_request_channel(mask, shdma_chan_filter,
|
|
|
|
(void *)io->dma_id);
|
|
|
|
#else
|
|
|
|
io->chan = dma_request_slave_channel(dev, is_play ? "tx" : "rx");
|
|
|
|
#endif
|
2013-12-11 11:46:59 +07:00
|
|
|
if (io->chan) {
|
2015-02-17 08:48:08 +07:00
|
|
|
struct dma_slave_config cfg = {};
|
2013-12-11 11:46:59 +07:00
|
|
|
int ret;
|
|
|
|
|
2015-02-17 08:48:19 +07:00
|
|
|
if (is_play) {
|
|
|
|
cfg.dst_addr = fsi->phys + REG_DODT;
|
|
|
|
cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
|
|
|
|
cfg.direction = DMA_MEM_TO_DEV;
|
|
|
|
} else {
|
|
|
|
cfg.src_addr = fsi->phys + REG_DIDT;
|
|
|
|
cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;
|
|
|
|
cfg.direction = DMA_DEV_TO_MEM;
|
|
|
|
}
|
2013-12-11 11:46:59 +07:00
|
|
|
|
|
|
|
ret = dmaengine_slave_config(io->chan, &cfg);
|
|
|
|
if (ret < 0) {
|
|
|
|
dma_release_channel(io->chan);
|
|
|
|
io->chan = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-05-25 13:56:19 +07:00
|
|
|
if (!io->chan) {
|
|
|
|
|
|
|
|
/* switch to PIO handler */
|
2013-12-11 11:46:59 +07:00
|
|
|
if (is_play)
|
2012-05-25 13:56:19 +07:00
|
|
|
fsi->playback.handler = &fsi_pio_push_handler;
|
|
|
|
else
|
|
|
|
fsi->capture.handler = &fsi_pio_pop_handler;
|
|
|
|
|
|
|
|
dev_info(dev, "switch handler (dma => pio)\n");
|
|
|
|
|
|
|
|
/* probe again */
|
|
|
|
return fsi_stream_probe(fsi, dev);
|
|
|
|
}
|
2012-02-03 15:59:33 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_dma_remove(struct fsi_priv *fsi, struct fsi_stream *io)
|
|
|
|
{
|
|
|
|
fsi_stream_stop(fsi, io);
|
|
|
|
|
|
|
|
if (io->chan)
|
|
|
|
dma_release_channel(io->chan);
|
|
|
|
|
|
|
|
io->chan = NULL;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct fsi_stream_handler fsi_dma_push_handler = {
|
|
|
|
.init = fsi_dma_init,
|
|
|
|
.probe = fsi_dma_probe,
|
|
|
|
.transfer = fsi_dma_transfer,
|
|
|
|
.remove = fsi_dma_remove,
|
|
|
|
.start_stop = fsi_dma_push_start_stop,
|
|
|
|
};
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* dai ops
|
|
|
|
*/
|
2012-02-03 15:51:29 +07:00
|
|
|
static void fsi_fifo_init(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io,
|
2012-02-03 15:51:29 +07:00
|
|
|
struct device *dev)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
2012-02-03 15:56:57 +07:00
|
|
|
int is_play = fsi_stream_is_play(fsi, io);
|
2012-02-03 15:51:29 +07:00
|
|
|
u32 shift, i;
|
|
|
|
int frame_capa;
|
|
|
|
|
|
|
|
/* get on-chip RAM capacity */
|
|
|
|
shift = fsi_master_read(master, FIFO_SZ);
|
2012-02-03 15:56:57 +07:00
|
|
|
shift >>= fsi_get_port_shift(fsi, io);
|
2012-02-03 15:51:29 +07:00
|
|
|
shift &= FIFO_SZ_MASK;
|
|
|
|
frame_capa = 256 << shift;
|
|
|
|
dev_dbg(dev, "fifo = %d words\n", frame_capa);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The maximum number of sample data varies depending
|
|
|
|
* on the number of channels selected for the format.
|
|
|
|
*
|
|
|
|
* FIFOs are used in 4-channel units in 3-channel mode
|
|
|
|
* and in 8-channel units in 5- to 7-channel mode
|
|
|
|
* meaning that more FIFOs than the required size of DPRAM
|
|
|
|
* are used.
|
|
|
|
*
|
|
|
|
* ex) if 256 words of DP-RAM is connected
|
|
|
|
* 1 channel: 256 (256 x 1 = 256)
|
|
|
|
* 2 channels: 128 (128 x 2 = 256)
|
|
|
|
* 3 channels: 64 ( 64 x 3 = 192)
|
|
|
|
* 4 channels: 64 ( 64 x 4 = 256)
|
|
|
|
* 5 channels: 32 ( 32 x 5 = 160)
|
|
|
|
* 6 channels: 32 ( 32 x 6 = 192)
|
|
|
|
* 7 channels: 32 ( 32 x 7 = 224)
|
|
|
|
* 8 channels: 32 ( 32 x 8 = 256)
|
|
|
|
*/
|
|
|
|
for (i = 1; i < fsi->chan_num; i <<= 1)
|
|
|
|
frame_capa >>= 1;
|
|
|
|
dev_dbg(dev, "%d channel %d store\n",
|
|
|
|
fsi->chan_num, frame_capa);
|
|
|
|
|
|
|
|
io->fifo_sample_capa = fsi_frame2sample(fsi, frame_capa);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* set interrupt generation factor
|
|
|
|
* clear FIFO
|
|
|
|
*/
|
|
|
|
if (is_play) {
|
|
|
|
fsi_reg_write(fsi, DOFF_CTL, IRQ_HALF);
|
|
|
|
fsi_reg_mask_set(fsi, DOFF_CTL, FIFO_CLR, FIFO_CLR);
|
|
|
|
} else {
|
|
|
|
fsi_reg_write(fsi, DIFF_CTL, IRQ_HALF);
|
|
|
|
fsi_reg_mask_set(fsi, DIFF_CTL, FIFO_CLR, FIFO_CLR);
|
|
|
|
}
|
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2011-05-23 18:46:26 +07:00
|
|
|
static int fsi_hw_startup(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io,
|
2011-05-23 18:46:26 +07:00
|
|
|
struct device *dev)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2011-05-23 18:46:07 +07:00
|
|
|
u32 data = 0;
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2011-05-23 18:46:07 +07:00
|
|
|
/* clock setting */
|
|
|
|
if (fsi_is_clk_master(fsi))
|
|
|
|
data = DIMD | DOMD;
|
|
|
|
|
|
|
|
fsi_reg_mask_set(fsi, CKG1, (DIMD | DOMD), data);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
/* clock inversion (CKG2) */
|
|
|
|
data = 0;
|
2012-11-16 16:17:43 +07:00
|
|
|
if (fsi->bit_clk_inv)
|
|
|
|
data |= (1 << 0);
|
|
|
|
if (fsi->lr_clk_inv)
|
|
|
|
data |= (1 << 4);
|
|
|
|
if (fsi_is_clk_master(fsi))
|
|
|
|
data <<= 8;
|
2009-08-20 19:01:05 +07:00
|
|
|
fsi_reg_write(fsi, CKG2, data);
|
|
|
|
|
2011-05-23 18:46:07 +07:00
|
|
|
/* spdif ? */
|
|
|
|
if (fsi_is_spdif(fsi)) {
|
|
|
|
fsi_spdif_clk_ctrl(fsi, 1);
|
|
|
|
fsi_reg_mask_set(fsi, OUT_SEL, DMMD, DMMD);
|
|
|
|
}
|
|
|
|
|
2011-11-07 13:05:25 +07:00
|
|
|
/*
|
2012-05-18 07:36:47 +07:00
|
|
|
* get bus settings
|
2011-11-07 13:05:25 +07:00
|
|
|
*/
|
2012-05-18 07:36:47 +07:00
|
|
|
data = 0;
|
|
|
|
switch (io->sample_width) {
|
|
|
|
case 2:
|
|
|
|
data = BUSOP_GET(16, io->bus_option);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
data = BUSOP_GET(24, io->bus_option);
|
|
|
|
break;
|
2011-11-07 13:05:25 +07:00
|
|
|
}
|
2012-05-18 07:36:47 +07:00
|
|
|
fsi_format_bus_setup(fsi, io, data, dev);
|
2011-11-07 13:05:25 +07:00
|
|
|
|
2010-03-23 09:47:54 +07:00
|
|
|
/* irq clear */
|
2012-02-03 15:56:57 +07:00
|
|
|
fsi_irq_disable(fsi, io);
|
2010-03-23 09:47:54 +07:00
|
|
|
fsi_irq_clear_status(fsi);
|
|
|
|
|
|
|
|
/* fifo init */
|
2012-02-03 15:56:57 +07:00
|
|
|
fsi_fifo_init(fsi, io, dev);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-10-29 14:37:22 +07:00
|
|
|
/* start master clock */
|
|
|
|
if (fsi_is_clk_master(fsi))
|
2012-12-17 13:12:21 +07:00
|
|
|
return fsi_clk_enable(dev, fsi);
|
2012-10-29 14:37:22 +07:00
|
|
|
|
2010-10-12 09:39:50 +07:00
|
|
|
return 0;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-10-31 09:59:15 +07:00
|
|
|
static int fsi_hw_shutdown(struct fsi_priv *fsi,
|
2011-05-23 18:46:26 +07:00
|
|
|
struct device *dev)
|
|
|
|
{
|
2012-10-29 14:37:22 +07:00
|
|
|
/* stop master clock */
|
2011-05-23 18:46:26 +07:00
|
|
|
if (fsi_is_clk_master(fsi))
|
2012-12-17 13:12:21 +07:00
|
|
|
return fsi_clk_disable(dev, fsi);
|
2012-10-31 09:59:15 +07:00
|
|
|
|
|
|
|
return 0;
|
2011-05-23 18:46:26 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_dai_startup(struct snd_pcm_substream *substream,
|
|
|
|
struct snd_soc_dai *dai)
|
|
|
|
{
|
|
|
|
struct fsi_priv *fsi = fsi_get_priv(substream);
|
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
fsi_clk_invalid(fsi);
|
2012-05-18 07:35:34 +07:00
|
|
|
|
|
|
|
return 0;
|
2011-05-23 18:46:26 +07:00
|
|
|
}
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
static void fsi_dai_shutdown(struct snd_pcm_substream *substream,
|
|
|
|
struct snd_soc_dai *dai)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_priv *fsi = fsi_get_priv(substream);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
fsi_clk_invalid(fsi);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_dai_trigger(struct snd_pcm_substream *substream, int cmd,
|
|
|
|
struct snd_soc_dai *dai)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_priv *fsi = fsi_get_priv(substream);
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io = fsi_stream_get(fsi, substream);
|
2009-08-20 19:01:05 +07:00
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
switch (cmd) {
|
|
|
|
case SNDRV_PCM_TRIGGER_START:
|
2012-02-03 15:56:57 +07:00
|
|
|
fsi_stream_init(fsi, io, substream);
|
2012-10-31 09:59:15 +07:00
|
|
|
if (!ret)
|
|
|
|
ret = fsi_hw_startup(fsi, io, dai->dev);
|
|
|
|
if (!ret)
|
2014-06-23 07:55:59 +07:00
|
|
|
ret = fsi_stream_start(fsi, io);
|
2012-10-31 09:59:15 +07:00
|
|
|
if (!ret)
|
2014-06-23 07:55:59 +07:00
|
|
|
ret = fsi_stream_transfer(io);
|
2009-08-20 19:01:05 +07:00
|
|
|
break;
|
|
|
|
case SNDRV_PCM_TRIGGER_STOP:
|
2012-10-31 09:59:15 +07:00
|
|
|
if (!ret)
|
|
|
|
ret = fsi_hw_shutdown(fsi, dai->dev);
|
2012-02-03 15:57:25 +07:00
|
|
|
fsi_stream_stop(fsi, io);
|
2012-02-03 15:56:57 +07:00
|
|
|
fsi_stream_quit(fsi, io);
|
2009-08-20 19:01:05 +07:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-01-24 08:43:19 +07:00
|
|
|
static int fsi_set_fmt_dai(struct fsi_priv *fsi, unsigned int fmt)
|
|
|
|
{
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_I2S:
|
2012-05-18 07:34:53 +07:00
|
|
|
fsi->fmt = CR_I2S;
|
2011-01-24 08:43:19 +07:00
|
|
|
fsi->chan_num = 2;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_LEFT_J:
|
2012-05-18 07:34:53 +07:00
|
|
|
fsi->fmt = CR_PCM;
|
2011-01-24 08:43:19 +07:00
|
|
|
fsi->chan_num = 2;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_set_fmt_spdif(struct fsi_priv *fsi)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = fsi_get_master(fsi);
|
|
|
|
|
2012-05-18 07:34:16 +07:00
|
|
|
if (fsi_version(master) < 2)
|
2011-01-24 08:43:19 +07:00
|
|
|
return -EINVAL;
|
|
|
|
|
2012-05-18 07:36:47 +07:00
|
|
|
fsi->fmt = CR_DTMD_SPDIF_PCM | CR_PCM;
|
2011-01-24 08:43:19 +07:00
|
|
|
fsi->chan_num = 2;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-01-20 09:46:02 +07:00
|
|
|
static int fsi_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
|
|
|
|
{
|
|
|
|
struct fsi_priv *fsi = fsi_get_priv_frm_dai(dai);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* set master/slave audio interface */
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_CBM_CFM:
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_CBS_CFS:
|
2014-03-14 07:56:25 +07:00
|
|
|
fsi->clk_master = 1; /* codec is slave, cpu is master */
|
2011-01-20 09:46:02 +07:00
|
|
|
break;
|
|
|
|
default:
|
2011-05-23 18:46:07 +07:00
|
|
|
return -EINVAL;
|
2011-01-20 09:46:02 +07:00
|
|
|
}
|
2011-04-21 08:33:36 +07:00
|
|
|
|
2012-11-16 16:17:43 +07:00
|
|
|
/* set clock inversion */
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_NB_IF:
|
|
|
|
fsi->bit_clk_inv = 0;
|
|
|
|
fsi->lr_clk_inv = 1;
|
2011-01-24 08:43:19 +07:00
|
|
|
break;
|
2012-11-16 16:17:43 +07:00
|
|
|
case SND_SOC_DAIFMT_IB_NF:
|
|
|
|
fsi->bit_clk_inv = 1;
|
|
|
|
fsi->lr_clk_inv = 0;
|
2011-01-24 08:43:19 +07:00
|
|
|
break;
|
2012-11-16 16:17:43 +07:00
|
|
|
case SND_SOC_DAIFMT_IB_IF:
|
|
|
|
fsi->bit_clk_inv = 1;
|
|
|
|
fsi->lr_clk_inv = 1;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_NB_NF:
|
2011-01-24 08:43:19 +07:00
|
|
|
default:
|
2012-11-16 16:17:43 +07:00
|
|
|
fsi->bit_clk_inv = 0;
|
|
|
|
fsi->lr_clk_inv = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2012-11-06 09:30:38 +07:00
|
|
|
if (fsi_is_clk_master(fsi)) {
|
2012-11-16 16:17:18 +07:00
|
|
|
if (fsi->clk_cpg)
|
2012-11-06 09:30:38 +07:00
|
|
|
fsi_clk_init(dai->dev, fsi, 0, 1, 1,
|
|
|
|
fsi_clk_set_rate_cpg);
|
2012-11-16 16:17:18 +07:00
|
|
|
else
|
|
|
|
fsi_clk_init(dai->dev, fsi, 1, 1, 0,
|
|
|
|
fsi_clk_set_rate_external);
|
2011-01-24 08:43:19 +07:00
|
|
|
}
|
2011-01-20 09:46:02 +07:00
|
|
|
|
2011-01-24 08:43:19 +07:00
|
|
|
/* set format */
|
2012-11-16 16:17:06 +07:00
|
|
|
if (fsi_is_spdif(fsi))
|
2011-01-24 08:43:19 +07:00
|
|
|
ret = fsi_set_fmt_spdif(fsi);
|
2012-11-16 16:17:06 +07:00
|
|
|
else
|
|
|
|
ret = fsi_set_fmt_dai(fsi, fmt & SND_SOC_DAIFMT_FORMAT_MASK);
|
2011-01-20 09:46:02 +07:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-07-13 10:13:14 +07:00
|
|
|
static int fsi_dai_hw_params(struct snd_pcm_substream *substream,
|
|
|
|
struct snd_pcm_hw_params *params,
|
|
|
|
struct snd_soc_dai *dai)
|
|
|
|
{
|
|
|
|
struct fsi_priv *fsi = fsi_get_priv(substream);
|
|
|
|
|
2012-12-17 13:12:21 +07:00
|
|
|
if (fsi_is_clk_master(fsi))
|
|
|
|
fsi_clk_valid(fsi, params_rate(params));
|
2010-07-13 10:13:14 +07:00
|
|
|
|
2012-10-29 14:37:22 +07:00
|
|
|
return 0;
|
2010-07-13 10:13:14 +07:00
|
|
|
}
|
|
|
|
|
2011-11-23 17:40:40 +07:00
|
|
|
static const struct snd_soc_dai_ops fsi_dai_ops = {
|
2009-08-20 19:01:05 +07:00
|
|
|
.startup = fsi_dai_startup,
|
|
|
|
.shutdown = fsi_dai_shutdown,
|
|
|
|
.trigger = fsi_dai_trigger,
|
2011-01-20 09:46:02 +07:00
|
|
|
.set_fmt = fsi_dai_set_fmt,
|
2010-07-13 10:13:14 +07:00
|
|
|
.hw_params = fsi_dai_hw_params,
|
2009-08-20 19:01:05 +07:00
|
|
|
};
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* pcm ops
|
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2017-08-17 17:16:11 +07:00
|
|
|
static const struct snd_pcm_hardware fsi_pcm_hardware = {
|
2009-08-20 19:01:05 +07:00
|
|
|
.info = SNDRV_PCM_INFO_INTERLEAVED |
|
|
|
|
SNDRV_PCM_INFO_MMAP |
|
2014-10-29 11:01:53 +07:00
|
|
|
SNDRV_PCM_INFO_MMAP_VALID,
|
2009-08-20 19:01:05 +07:00
|
|
|
.buffer_bytes_max = 64 * 1024,
|
|
|
|
.period_bytes_min = 32,
|
|
|
|
.period_bytes_max = 8192,
|
|
|
|
.periods_min = 1,
|
|
|
|
.periods_max = 32,
|
|
|
|
.fifo_size = 256,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int fsi_pcm_open(struct snd_pcm_substream *substream)
|
|
|
|
{
|
|
|
|
struct snd_pcm_runtime *runtime = substream->runtime;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
snd_soc_set_runtime_hwparams(substream, &fsi_pcm_hardware);
|
|
|
|
|
|
|
|
ret = snd_pcm_hw_constraint_integer(runtime,
|
|
|
|
SNDRV_PCM_HW_PARAM_PERIODS);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_hw_params(struct snd_pcm_substream *substream,
|
|
|
|
struct snd_pcm_hw_params *hw_params)
|
|
|
|
{
|
|
|
|
return snd_pcm_lib_malloc_pages(substream,
|
|
|
|
params_buffer_bytes(hw_params));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_hw_free(struct snd_pcm_substream *substream)
|
|
|
|
{
|
|
|
|
return snd_pcm_lib_free_pages(substream);
|
|
|
|
}
|
|
|
|
|
|
|
|
static snd_pcm_uframes_t fsi_pointer(struct snd_pcm_substream *substream)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_priv *fsi = fsi_get_priv(substream);
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io = fsi_stream_get(fsi, substream);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-09 07:57:29 +07:00
|
|
|
return fsi_sample2frame(fsi, io->buff_sample_pos);
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2017-08-14 12:56:32 +07:00
|
|
|
static const struct snd_pcm_ops fsi_pcm_ops = {
|
2009-08-20 19:01:05 +07:00
|
|
|
.open = fsi_pcm_open,
|
|
|
|
.ioctl = snd_pcm_lib_ioctl,
|
|
|
|
.hw_params = fsi_hw_params,
|
|
|
|
.hw_free = fsi_hw_free,
|
|
|
|
.pointer = fsi_pointer,
|
|
|
|
};
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
2018-01-29 09:43:26 +07:00
|
|
|
* snd_soc_component
|
2010-09-17 11:48:17 +07:00
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
|
|
|
#define PREALLOC_BUFFER (32 * 1024)
|
|
|
|
#define PREALLOC_BUFFER_MAX (32 * 1024)
|
|
|
|
|
2011-06-07 22:08:33 +07:00
|
|
|
static int fsi_pcm_new(struct snd_soc_pcm_runtime *rtd)
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
|
|
|
return snd_pcm_lib_preallocate_pages_for_all(
|
2014-06-23 07:55:18 +07:00
|
|
|
rtd->pcm,
|
|
|
|
SNDRV_DMA_TYPE_DEV,
|
|
|
|
rtd->card->snd_card->dev,
|
2009-08-20 19:01:05 +07:00
|
|
|
PREALLOC_BUFFER, PREALLOC_BUFFER_MAX);
|
|
|
|
}
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* alsa struct
|
|
|
|
*/
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2010-03-18 03:15:21 +07:00
|
|
|
static struct snd_soc_dai_driver fsi_soc_dai[] = {
|
2009-08-20 19:01:05 +07:00
|
|
|
{
|
2010-03-18 03:15:21 +07:00
|
|
|
.name = "fsia-dai",
|
2009-08-20 19:01:05 +07:00
|
|
|
.playback = {
|
|
|
|
.rates = FSI_RATES,
|
|
|
|
.formats = FSI_FMTS,
|
2012-10-03 09:08:53 +07:00
|
|
|
.channels_min = 2,
|
|
|
|
.channels_max = 2,
|
2009-08-20 19:01:05 +07:00
|
|
|
},
|
2009-10-30 10:02:44 +07:00
|
|
|
.capture = {
|
|
|
|
.rates = FSI_RATES,
|
|
|
|
.formats = FSI_FMTS,
|
2012-10-03 09:08:53 +07:00
|
|
|
.channels_min = 2,
|
|
|
|
.channels_max = 2,
|
2009-10-30 10:02:44 +07:00
|
|
|
},
|
2009-08-20 19:01:05 +07:00
|
|
|
.ops = &fsi_dai_ops,
|
|
|
|
},
|
|
|
|
{
|
2010-03-18 03:15:21 +07:00
|
|
|
.name = "fsib-dai",
|
2009-08-20 19:01:05 +07:00
|
|
|
.playback = {
|
|
|
|
.rates = FSI_RATES,
|
|
|
|
.formats = FSI_FMTS,
|
2012-10-03 09:08:53 +07:00
|
|
|
.channels_min = 2,
|
|
|
|
.channels_max = 2,
|
2009-08-20 19:01:05 +07:00
|
|
|
},
|
2009-10-30 10:02:44 +07:00
|
|
|
.capture = {
|
|
|
|
.rates = FSI_RATES,
|
|
|
|
.formats = FSI_FMTS,
|
2012-10-03 09:08:53 +07:00
|
|
|
.channels_min = 2,
|
|
|
|
.channels_max = 2,
|
2009-10-30 10:02:44 +07:00
|
|
|
},
|
2009-08-20 19:01:05 +07:00
|
|
|
.ops = &fsi_dai_ops,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2013-03-14 14:19:20 +07:00
|
|
|
static const struct snd_soc_component_driver fsi_soc_component = {
|
|
|
|
.name = "fsi",
|
2018-01-29 09:43:26 +07:00
|
|
|
.ops = &fsi_pcm_ops,
|
|
|
|
.pcm_new = fsi_pcm_new,
|
2013-03-14 14:19:20 +07:00
|
|
|
};
|
|
|
|
|
2010-09-17 11:48:17 +07:00
|
|
|
/*
|
|
|
|
* platform function
|
|
|
|
*/
|
2013-01-10 15:34:08 +07:00
|
|
|
static void fsi_of_parse(char *name,
|
|
|
|
struct device_node *np,
|
|
|
|
struct sh_fsi_port_info *info,
|
|
|
|
struct device *dev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
char prop[128];
|
|
|
|
unsigned long flags = 0;
|
|
|
|
struct {
|
|
|
|
char *name;
|
|
|
|
unsigned int val;
|
|
|
|
} of_parse_property[] = {
|
|
|
|
{ "spdif-connection", SH_FSI_FMT_SPDIF },
|
|
|
|
{ "stream-mode-support", SH_FSI_ENABLE_STREAM_MODE },
|
|
|
|
{ "use-internal-clock", SH_FSI_CLK_CPG },
|
|
|
|
};
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(of_parse_property); i++) {
|
|
|
|
sprintf(prop, "%s,%s", name, of_parse_property[i].name);
|
|
|
|
if (of_get_property(np, prop, NULL))
|
|
|
|
flags |= of_parse_property[i].val;
|
|
|
|
}
|
|
|
|
info->flags = flags;
|
|
|
|
|
|
|
|
dev_dbg(dev, "%s flags : %lx\n", name, info->flags);
|
|
|
|
}
|
|
|
|
|
2012-11-16 16:17:06 +07:00
|
|
|
static void fsi_port_info_init(struct fsi_priv *fsi,
|
|
|
|
struct sh_fsi_port_info *info)
|
|
|
|
{
|
|
|
|
if (info->flags & SH_FSI_FMT_SPDIF)
|
|
|
|
fsi->spdif = 1;
|
2012-11-16 16:17:18 +07:00
|
|
|
|
|
|
|
if (info->flags & SH_FSI_CLK_CPG)
|
|
|
|
fsi->clk_cpg = 1;
|
2012-11-16 16:17:30 +07:00
|
|
|
|
|
|
|
if (info->flags & SH_FSI_ENABLE_STREAM_MODE)
|
|
|
|
fsi->enable_stream = 1;
|
2012-11-16 16:17:06 +07:00
|
|
|
}
|
|
|
|
|
2012-11-16 16:16:52 +07:00
|
|
|
static void fsi_handler_init(struct fsi_priv *fsi,
|
|
|
|
struct sh_fsi_port_info *info)
|
2012-02-03 15:55:55 +07:00
|
|
|
{
|
|
|
|
fsi->playback.handler = &fsi_pio_push_handler; /* default PIO */
|
|
|
|
fsi->playback.priv = fsi;
|
|
|
|
fsi->capture.handler = &fsi_pio_pop_handler; /* default PIO */
|
|
|
|
fsi->capture.priv = fsi;
|
2012-02-03 15:59:33 +07:00
|
|
|
|
2012-11-16 16:16:52 +07:00
|
|
|
if (info->tx_id) {
|
2013-12-11 11:46:59 +07:00
|
|
|
fsi->playback.dma_id = info->tx_id;
|
2012-05-09 22:09:20 +07:00
|
|
|
fsi->playback.handler = &fsi_dma_push_handler;
|
2012-02-03 15:59:33 +07:00
|
|
|
}
|
2012-02-03 15:55:55 +07:00
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2015-03-31 21:48:57 +07:00
|
|
|
static const struct fsi_core fsi1_core = {
|
2015-03-31 21:48:56 +07:00
|
|
|
.ver = 1,
|
|
|
|
|
|
|
|
/* Interrupt */
|
|
|
|
.int_st = INT_ST,
|
|
|
|
.iemsk = IEMSK,
|
|
|
|
.imsk = IMSK,
|
|
|
|
};
|
|
|
|
|
2015-03-31 21:48:57 +07:00
|
|
|
static const struct fsi_core fsi2_core = {
|
2015-03-31 21:48:56 +07:00
|
|
|
.ver = 2,
|
|
|
|
|
|
|
|
/* Interrupt */
|
|
|
|
.int_st = CPU_INT_ST,
|
|
|
|
.iemsk = CPU_IEMSK,
|
|
|
|
.imsk = CPU_IMSK,
|
|
|
|
.a_mclk = A_MST_CTLR,
|
|
|
|
.b_mclk = B_MST_CTLR,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct of_device_id fsi_of_match[] = {
|
|
|
|
{ .compatible = "renesas,sh_fsi", .data = &fsi1_core},
|
|
|
|
{ .compatible = "renesas,sh_fsi2", .data = &fsi2_core},
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, fsi_of_match);
|
|
|
|
|
2015-03-31 21:48:57 +07:00
|
|
|
static const struct platform_device_id fsi_id_table[] = {
|
2015-03-31 21:48:56 +07:00
|
|
|
{ "sh_fsi", (kernel_ulong_t)&fsi1_core },
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(platform, fsi_id_table);
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
static int fsi_probe(struct platform_device *pdev)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_master *master;
|
2013-01-10 15:34:08 +07:00
|
|
|
struct device_node *np = pdev->dev.of_node;
|
2012-12-28 10:15:08 +07:00
|
|
|
struct sh_fsi_platform_info info;
|
2013-01-10 15:34:08 +07:00
|
|
|
const struct fsi_core *core;
|
2012-11-16 16:16:22 +07:00
|
|
|
struct fsi_priv *fsi;
|
2009-08-20 19:01:05 +07:00
|
|
|
struct resource *res;
|
|
|
|
unsigned int irq;
|
|
|
|
int ret;
|
|
|
|
|
2012-12-28 10:15:08 +07:00
|
|
|
memset(&info, 0, sizeof(info));
|
2012-11-16 16:16:52 +07:00
|
|
|
|
2013-01-10 15:34:08 +07:00
|
|
|
core = NULL;
|
|
|
|
if (np) {
|
2017-10-04 19:28:30 +07:00
|
|
|
core = of_device_get_match_data(&pdev->dev);
|
|
|
|
fsi_of_parse("fsia", np, &info.port_a, &pdev->dev);
|
|
|
|
fsi_of_parse("fsib", np, &info.port_b, &pdev->dev);
|
2013-01-10 15:34:08 +07:00
|
|
|
} else {
|
|
|
|
const struct platform_device_id *id_entry = pdev->id_entry;
|
|
|
|
if (id_entry)
|
|
|
|
core = (struct fsi_core *)id_entry->driver_data;
|
|
|
|
|
|
|
|
if (pdev->dev.platform_data)
|
|
|
|
memcpy(&info, pdev->dev.platform_data, sizeof(info));
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!core) {
|
2010-03-25 17:15:53 +07:00
|
|
|
dev_err(&pdev->dev, "unknown fsi device\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
irq = platform_get_irq(pdev, 0);
|
2009-12-16 23:10:09 +07:00
|
|
|
if (!res || (int)irq <= 0) {
|
2009-08-20 19:01:05 +07:00
|
|
|
dev_err(&pdev->dev, "Not enough FSI platform resources.\n");
|
2012-09-10 16:14:31 +07:00
|
|
|
return -ENODEV;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2012-09-10 16:14:31 +07:00
|
|
|
master = devm_kzalloc(&pdev->dev, sizeof(*master), GFP_KERNEL);
|
2017-08-10 23:18:20 +07:00
|
|
|
if (!master)
|
2012-09-10 16:14:31 +07:00
|
|
|
return -ENOMEM;
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-09-10 16:14:31 +07:00
|
|
|
master->base = devm_ioremap_nocache(&pdev->dev,
|
|
|
|
res->start, resource_size(res));
|
2009-08-20 19:01:05 +07:00
|
|
|
if (!master->base) {
|
|
|
|
dev_err(&pdev->dev, "Unable to ioremap FSI registers.\n");
|
2012-09-10 16:14:31 +07:00
|
|
|
return -ENXIO;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2010-07-29 14:48:32 +07:00
|
|
|
/* master setting */
|
2013-01-10 15:34:08 +07:00
|
|
|
master->core = core;
|
2010-07-29 14:48:32 +07:00
|
|
|
spin_lock_init(&master->lock);
|
|
|
|
|
|
|
|
/* FSI A setting */
|
2012-11-16 16:16:22 +07:00
|
|
|
fsi = &master->fsia;
|
|
|
|
fsi->base = master->base;
|
2015-02-17 08:48:19 +07:00
|
|
|
fsi->phys = res->start;
|
2012-11-16 16:16:22 +07:00
|
|
|
fsi->master = master;
|
2012-12-28 10:15:08 +07:00
|
|
|
fsi_port_info_init(fsi, &info.port_a);
|
|
|
|
fsi_handler_init(fsi, &info.port_a);
|
2012-11-16 16:16:22 +07:00
|
|
|
ret = fsi_stream_probe(fsi, &pdev->dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(&pdev->dev, "FSIA stream probe failed\n");
|
2012-09-10 16:14:31 +07:00
|
|
|
return ret;
|
2012-02-03 15:55:55 +07:00
|
|
|
}
|
2010-07-29 14:48:32 +07:00
|
|
|
|
|
|
|
/* FSI B setting */
|
2012-11-16 16:16:22 +07:00
|
|
|
fsi = &master->fsib;
|
|
|
|
fsi->base = master->base + 0x40;
|
2015-02-17 08:48:19 +07:00
|
|
|
fsi->phys = res->start + 0x40;
|
2012-11-16 16:16:22 +07:00
|
|
|
fsi->master = master;
|
2012-12-28 10:15:08 +07:00
|
|
|
fsi_port_info_init(fsi, &info.port_b);
|
|
|
|
fsi_handler_init(fsi, &info.port_b);
|
2012-11-16 16:16:22 +07:00
|
|
|
ret = fsi_stream_probe(fsi, &pdev->dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(&pdev->dev, "FSIB stream probe failed\n");
|
|
|
|
goto exit_fsia;
|
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2009-11-30 18:24:48 +07:00
|
|
|
pm_runtime_enable(&pdev->dev);
|
2010-03-18 03:15:21 +07:00
|
|
|
dev_set_drvdata(&pdev->dev, master);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-10-03 13:22:57 +07:00
|
|
|
ret = devm_request_irq(&pdev->dev, irq, &fsi_interrupt, 0,
|
2013-01-10 15:34:08 +07:00
|
|
|
dev_name(&pdev->dev), master);
|
2009-08-20 19:01:05 +07:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "irq request err\n");
|
2012-02-03 15:55:55 +07:00
|
|
|
goto exit_fsib;
|
2009-08-20 19:01:05 +07:00
|
|
|
}
|
|
|
|
|
2018-01-29 09:43:26 +07:00
|
|
|
ret = devm_snd_soc_register_component(&pdev->dev, &fsi_soc_component,
|
2013-03-14 14:19:20 +07:00
|
|
|
fsi_soc_dai, ARRAY_SIZE(fsi_soc_dai));
|
2011-04-08 13:09:02 +07:00
|
|
|
if (ret < 0) {
|
2013-03-14 14:19:20 +07:00
|
|
|
dev_err(&pdev->dev, "cannot snd component register\n");
|
2018-01-29 09:43:26 +07:00
|
|
|
goto exit_fsib;
|
2011-04-08 13:09:02 +07:00
|
|
|
}
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2011-04-08 13:09:02 +07:00
|
|
|
return ret;
|
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
exit_fsib:
|
2012-09-10 16:13:52 +07:00
|
|
|
pm_runtime_disable(&pdev->dev);
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_remove(&master->fsib);
|
|
|
|
exit_fsia:
|
|
|
|
fsi_stream_remove(&master->fsia);
|
2012-09-10 16:14:31 +07:00
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_remove(struct platform_device *pdev)
|
|
|
|
{
|
2009-12-02 13:11:08 +07:00
|
|
|
struct fsi_master *master;
|
|
|
|
|
2010-03-18 03:15:21 +07:00
|
|
|
master = dev_get_drvdata(&pdev->dev);
|
2009-12-02 13:11:08 +07:00
|
|
|
|
2009-11-30 18:24:48 +07:00
|
|
|
pm_runtime_disable(&pdev->dev);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2012-02-03 15:55:55 +07:00
|
|
|
fsi_stream_remove(&master->fsia);
|
|
|
|
fsi_stream_remove(&master->fsib);
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-04-21 08:33:47 +07:00
|
|
|
static void __fsi_suspend(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io,
|
2011-05-23 18:46:18 +07:00
|
|
|
struct device *dev)
|
2011-04-21 08:33:47 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
if (!fsi_stream_is_working(fsi, io))
|
2011-05-23 18:46:35 +07:00
|
|
|
return;
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:57:25 +07:00
|
|
|
fsi_stream_stop(fsi, io);
|
2012-02-03 15:51:53 +07:00
|
|
|
fsi_hw_shutdown(fsi, dev);
|
2011-04-21 08:33:47 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __fsi_resume(struct fsi_priv *fsi,
|
2012-02-03 15:56:57 +07:00
|
|
|
struct fsi_stream *io,
|
2011-05-23 18:46:18 +07:00
|
|
|
struct device *dev)
|
2011-04-21 08:33:47 +07:00
|
|
|
{
|
2012-02-03 15:56:57 +07:00
|
|
|
if (!fsi_stream_is_working(fsi, io))
|
2011-05-23 18:46:35 +07:00
|
|
|
return;
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
fsi_hw_startup(fsi, io, dev);
|
2012-02-03 15:57:25 +07:00
|
|
|
fsi_stream_start(fsi, io);
|
2011-04-21 08:33:47 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = dev_get_drvdata(dev);
|
2011-05-23 18:46:35 +07:00
|
|
|
struct fsi_priv *fsia = &master->fsia;
|
|
|
|
struct fsi_priv *fsib = &master->fsib;
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
__fsi_suspend(fsia, &fsia->playback, dev);
|
|
|
|
__fsi_suspend(fsia, &fsia->capture, dev);
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
__fsi_suspend(fsib, &fsib->playback, dev);
|
|
|
|
__fsi_suspend(fsib, &fsib->capture, dev);
|
2011-04-21 08:33:47 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fsi_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct fsi_master *master = dev_get_drvdata(dev);
|
2011-05-23 18:46:35 +07:00
|
|
|
struct fsi_priv *fsia = &master->fsia;
|
|
|
|
struct fsi_priv *fsib = &master->fsib;
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
__fsi_resume(fsia, &fsia->playback, dev);
|
|
|
|
__fsi_resume(fsia, &fsia->capture, dev);
|
2011-04-21 08:33:47 +07:00
|
|
|
|
2012-02-03 15:56:57 +07:00
|
|
|
__fsi_resume(fsib, &fsib->playback, dev);
|
|
|
|
__fsi_resume(fsib, &fsib->capture, dev);
|
2011-04-21 08:33:47 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-07-17 09:12:21 +07:00
|
|
|
static const struct dev_pm_ops fsi_pm_ops = {
|
2011-04-21 08:33:47 +07:00
|
|
|
.suspend = fsi_suspend,
|
|
|
|
.resume = fsi_resume,
|
2009-11-30 18:24:48 +07:00
|
|
|
};
|
|
|
|
|
2009-08-20 19:01:05 +07:00
|
|
|
static struct platform_driver fsi_driver = {
|
|
|
|
.driver = {
|
2010-03-18 03:15:21 +07:00
|
|
|
.name = "fsi-pcm-audio",
|
2009-11-30 18:24:48 +07:00
|
|
|
.pm = &fsi_pm_ops,
|
2013-01-10 15:34:08 +07:00
|
|
|
.of_match_table = fsi_of_match,
|
2009-08-20 19:01:05 +07:00
|
|
|
},
|
|
|
|
.probe = fsi_probe,
|
|
|
|
.remove = fsi_remove,
|
2010-03-25 17:15:53 +07:00
|
|
|
.id_table = fsi_id_table,
|
2009-08-20 19:01:05 +07:00
|
|
|
};
|
|
|
|
|
2011-11-25 09:15:07 +07:00
|
|
|
module_platform_driver(fsi_driver);
|
2009-08-20 19:01:05 +07:00
|
|
|
|
2015-03-30 02:47:16 +07:00
|
|
|
MODULE_LICENSE("GPL v2");
|
2009-08-20 19:01:05 +07:00
|
|
|
MODULE_DESCRIPTION("SuperH onchip FSI audio driver");
|
|
|
|
MODULE_AUTHOR("Kuninori Morimoto <morimoto.kuninori@renesas.com>");
|
2011-04-16 01:17:34 +07:00
|
|
|
MODULE_ALIAS("platform:fsi-pcm-audio");
|