2007-03-16 20:13:18 +07:00
|
|
|
config PPC_CELL
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2008-11-27 22:15:44 +07:00
|
|
|
config PPC_CELL_COMMON
|
2007-03-16 20:13:18 +07:00
|
|
|
bool
|
|
|
|
select PPC_CELL
|
|
|
|
select PPC_DCR_MMIO
|
2011-04-12 04:25:01 +07:00
|
|
|
select PPC_INDIRECT_PIO
|
|
|
|
select PPC_INDIRECT_MMIO
|
2007-03-16 20:13:18 +07:00
|
|
|
select PPC_NATIVE
|
2008-11-27 22:15:44 +07:00
|
|
|
select PPC_RTAS
|
2011-03-28 21:23:12 +07:00
|
|
|
select IRQ_EDGE_EOI_HANDLER
|
2008-11-27 22:15:44 +07:00
|
|
|
|
|
|
|
config PPC_CELL_NATIVE
|
|
|
|
bool
|
|
|
|
select PPC_CELL_COMMON
|
2007-03-16 20:13:18 +07:00
|
|
|
select MPIC
|
2011-04-12 04:25:01 +07:00
|
|
|
select PPC_IO_WORKAROUNDS
|
2011-08-19 11:33:49 +07:00
|
|
|
select IBM_EMAC_EMAC4
|
|
|
|
select IBM_EMAC_RGMII
|
|
|
|
select IBM_EMAC_ZMII #test only
|
|
|
|
select IBM_EMAC_TAH #test only
|
2007-03-16 20:13:18 +07:00
|
|
|
default n
|
|
|
|
|
|
|
|
config PPC_IBM_CELL_BLADE
|
|
|
|
bool "IBM Cell Blade"
|
2009-03-11 00:53:27 +07:00
|
|
|
depends on PPC64 && PPC_BOOK3S
|
2007-03-16 20:13:18 +07:00
|
|
|
select PPC_CELL_NATIVE
|
2009-04-23 05:43:03 +07:00
|
|
|
select PPC_OF_PLATFORM_PCI
|
|
|
|
select PCI
|
2007-03-16 20:13:18 +07:00
|
|
|
select MMIO_NVRAM
|
|
|
|
select PPC_UDBG_16550
|
|
|
|
select UDBG_RTAS_CONSOLE
|
|
|
|
|
2008-04-24 16:25:16 +07:00
|
|
|
config PPC_CELLEB
|
|
|
|
bool "Toshiba's Cell Reference Set 'Celleb' Architecture"
|
2009-03-11 00:53:27 +07:00
|
|
|
depends on PPC64 && PPC_BOOK3S
|
2008-04-24 16:25:16 +07:00
|
|
|
select PPC_CELL_NATIVE
|
2009-04-23 05:43:03 +07:00
|
|
|
select PPC_OF_PLATFORM_PCI
|
|
|
|
select PCI
|
2008-04-24 16:25:16 +07:00
|
|
|
select HAS_TXX9_SERIAL
|
|
|
|
select PPC_UDBG_BEAT
|
|
|
|
select USB_OHCI_BIG_ENDIAN_MMIO
|
|
|
|
select USB_EHCI_BIG_ENDIAN_MMIO
|
|
|
|
|
2008-11-27 22:15:44 +07:00
|
|
|
config PPC_CELL_QPACE
|
|
|
|
bool "IBM Cell - QPACE"
|
2009-03-11 00:53:27 +07:00
|
|
|
depends on PPC64 && PPC_BOOK3S
|
2008-11-27 22:15:44 +07:00
|
|
|
select PPC_CELL_COMMON
|
|
|
|
|
2009-03-06 00:37:11 +07:00
|
|
|
config AXON_MSI
|
|
|
|
bool
|
|
|
|
depends on PPC_IBM_CELL_BLADE && PCI_MSI
|
|
|
|
default y
|
|
|
|
|
2005-11-16 03:53:48 +07:00
|
|
|
menu "Cell Broadband Engine options"
|
|
|
|
depends on PPC_CELL
|
|
|
|
|
|
|
|
config SPU_FS
|
|
|
|
tristate "SPU file system"
|
|
|
|
default m
|
|
|
|
depends on PPC_CELL
|
2006-06-20 01:33:28 +07:00
|
|
|
select SPU_BASE
|
2006-06-24 01:57:49 +07:00
|
|
|
select MEMORY_HOTPLUG
|
2005-11-16 03:53:48 +07:00
|
|
|
help
|
|
|
|
The SPU file system is used to access Synergistic Processing
|
|
|
|
Units on machines implementing the Broadband Processor
|
|
|
|
Architecture.
|
|
|
|
|
2007-05-08 13:27:29 +07:00
|
|
|
config SPU_FS_64K_LS
|
|
|
|
bool "Use 64K pages to map SPE local store"
|
|
|
|
# we depend on PPC_MM_SLICES for now rather than selecting
|
|
|
|
# it because we depend on hugetlbfs hooks being present. We
|
|
|
|
# will fix that when the generic code has been improved to
|
|
|
|
# not require hijacking hugetlbfs hooks.
|
|
|
|
depends on SPU_FS && PPC_MM_SLICES && !PPC_64K_PAGES
|
|
|
|
default y
|
|
|
|
select PPC_HAS_HASH_64K
|
|
|
|
help
|
|
|
|
This option causes SPE local stores to be mapped in process
|
|
|
|
address spaces using 64K pages while the rest of the kernel
|
|
|
|
uses 4K pages. This can improve performances of applications
|
|
|
|
using multiple SPEs by lowering the TLB pressure on them.
|
|
|
|
|
2006-06-20 01:33:28 +07:00
|
|
|
config SPU_BASE
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2006-06-20 01:33:16 +07:00
|
|
|
config CBE_RAS
|
|
|
|
bool "RAS features for bare metal Cell BE"
|
2007-03-23 20:06:43 +07:00
|
|
|
depends on PPC_CELL_NATIVE
|
2006-06-20 01:33:16 +07:00
|
|
|
default y
|
|
|
|
|
2008-07-16 02:51:44 +07:00
|
|
|
config PPC_IBM_CELL_RESETBUTTON
|
|
|
|
bool "IBM Cell Blade Pinhole reset button"
|
|
|
|
depends on CBE_RAS && PPC_IBM_CELL_BLADE
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Support Pinhole Resetbutton on IBM Cell blades.
|
|
|
|
This adds a method to trigger system reset via front panel pinhole button.
|
|
|
|
|
2008-07-16 02:51:45 +07:00
|
|
|
config PPC_IBM_CELL_POWERBUTTON
|
|
|
|
tristate "IBM Cell Blade power button"
|
2009-02-10 12:55:16 +07:00
|
|
|
depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV
|
2008-07-16 02:51:45 +07:00
|
|
|
default y
|
|
|
|
help
|
|
|
|
Support Powerbutton on IBM Cell blades.
|
|
|
|
This will enable the powerbutton as an input device.
|
|
|
|
|
2006-10-24 23:31:25 +07:00
|
|
|
config CBE_THERM
|
|
|
|
tristate "CBE thermal support"
|
|
|
|
default m
|
2008-12-23 04:08:26 +07:00
|
|
|
depends on CBE_RAS && SPU_BASE
|
2006-10-24 23:31:25 +07:00
|
|
|
|
2009-02-10 12:55:16 +07:00
|
|
|
config PPC_PMI
|
|
|
|
tristate
|
|
|
|
default y
|
2013-03-25 12:50:23 +07:00
|
|
|
depends on CPU_FREQ_CBE_PMI || PPC_IBM_CELL_POWERBUTTON
|
2009-02-10 12:55:16 +07:00
|
|
|
help
|
|
|
|
PMI (Platform Management Interrupt) is a way to
|
|
|
|
communicate with the BMC (Baseboard Management Controller).
|
|
|
|
It is used in some IBM Cell blades.
|
|
|
|
|
2008-07-16 02:51:43 +07:00
|
|
|
config CBE_CPUFREQ_SPU_GOVERNOR
|
|
|
|
tristate "CBE frequency scaling based on SPU usage"
|
|
|
|
depends on SPU_FS && CPU_FREQ
|
|
|
|
default m
|
|
|
|
help
|
|
|
|
This governor checks for spu usage to adjust the cpu frequency.
|
|
|
|
If no spu is running on a given cpu, that cpu will be throttled to
|
|
|
|
the minimal possible frequency.
|
|
|
|
|
2005-11-16 03:53:48 +07:00
|
|
|
endmenu
|
2007-12-14 21:27:30 +07:00
|
|
|
|
|
|
|
config OPROFILE_CELL
|
|
|
|
def_bool y
|
2008-12-23 04:08:26 +07:00
|
|
|
depends on PPC_CELL_NATIVE && (OPROFILE = m || OPROFILE = y) && SPU_BASE
|
2007-12-14 21:27:30 +07:00
|
|
|
|