mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 19:05:23 +07:00
29 lines
816 B
C
29 lines
816 B
C
|
#include <linux/init.h>
|
||
|
|
#include <asm/sizes.h>
|
||
|
|
#include <asm/page.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* This is the offset of the uncached section from its cached alias.
|
||
|
|
*
|
||
|
|
* Legacy platforms handle trivial transitions between cached and
|
||
|
|
* uncached segments by making use of the 1:1 mapping relationship in
|
||
|
|
* 512MB lowmem, others via a special uncached mapping.
|
||
|
|
*
|
||
|
|
* Default value only valid in 29 bit mode, in 32bit mode this will be
|
||
|
|
* updated by the early PMB initialization code.
|
||
|
|
*/
|
||
|
|
unsigned long cached_to_uncached = SZ_512M;
|
||
|
|
unsigned long uncached_size = SZ_512M;
|
||
|
|
unsigned long uncached_start, uncached_end;
|
||
|
|
|
||
|
|
int virt_addr_uncached(unsigned long kaddr)
|
||
|
|
{
|
||
|
|
return (kaddr >= uncached_start) && (kaddr < uncached_end);
|
||
|
|
}
|
||
|
|
|
||
|
|
void __init uncached_init(void)
|
||
|
|
{
|
||
|
|
uncached_start = memory_end;
|
||
|
|
uncached_end = uncached_start + uncached_size;
|
||
|
|
}
|