mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 18:46:46 +07:00
137 lines
7.4 KiB
C
137 lines
7.4 KiB
C
|
/* $Id: act2000_isa.h,v 1.4.6.1 2001/09/23 22:24:32 kai Exp $
|
||
|
|
*
|
||
|
|
* ISDN lowlevel-module for the IBM ISDN-S0 Active 2000 (ISA-Version).
|
||
|
|
*
|
||
|
|
* Author Fritz Elfert
|
||
|
|
* Copyright by Fritz Elfert <fritz@isdn4linux.de>
|
||
|
|
*
|
||
|
|
* This software may be used and distributed according to the terms
|
||
|
|
* of the GNU General Public License, incorporated herein by reference.
|
||
|
|
*
|
||
|
|
* Thanks to Friedemann Baitinger and IBM Germany
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef act2000_isa_h
|
||
|
|
#define act2000_isa_h
|
||
|
|
|
||
|
|
#define ISA_POLL_LOOP 40 /* Try to read-write before give up */
|
||
|
|
|
||
|
|
typedef enum {
|
||
|
|
INT_NO_CHANGE = 0, /* Do not change the Mask */
|
||
|
|
INT_ON = 1, /* Set to Enable */
|
||
|
|
INT_OFF = 2, /* Set to Disable */
|
||
|
|
} ISA_INT_T;
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* Configuration Register COR (RW) */
|
||
|
|
/**************************************************************************/
|
||
|
|
/* 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 */
|
||
|
|
/* Soft Res| IRQM | IRQ Select | N/A | WAIT |Proc err */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_COR 0 /* Offset for ISA config register */
|
||
|
|
#define ISA_COR_PERR 0x01 /* Processor Error Enabled */
|
||
|
|
#define ISA_COR_WS 0x02 /* Insert Wait State if 1 */
|
||
|
|
#define ISA_COR_IRQOFF 0x38 /* No Interrupt */
|
||
|
|
#define ISA_COR_IRQ07 0x30 /* IRQ 7 Enable */
|
||
|
|
#define ISA_COR_IRQ05 0x28 /* IRQ 5 Enable */
|
||
|
|
#define ISA_COR_IRQ03 0x20 /* IRQ 3 Enable */
|
||
|
|
#define ISA_COR_IRQ10 0x18 /* IRQ 10 Enable */
|
||
|
|
#define ISA_COR_IRQ11 0x10 /* IRQ 11 Enable */
|
||
|
|
#define ISA_COR_IRQ12 0x08 /* IRQ 12 Enable */
|
||
|
|
#define ISA_COR_IRQ15 0x00 /* IRQ 15 Enable */
|
||
|
|
#define ISA_COR_IRQPULSE 0x40 /* 0 = Level 1 = Pulse Interrupt */
|
||
|
|
#define ISA_COR_RESET 0x80 /* Soft Reset for Transputer */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* Interrupt Source Register ISR (RO) */
|
||
|
|
/**************************************************************************/
|
||
|
|
/* 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 */
|
||
|
|
/* N/A | N/A | N/A |Err sig |Ser ID |IN Intr |Out Intr| Error */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_ISR 1 /* Offset for Interrupt Register */
|
||
|
|
#define ISA_ISR_ERR 0x01 /* Error Interrupt */
|
||
|
|
#define ISA_ISR_OUT 0x02 /* Output Interrupt */
|
||
|
|
#define ISA_ISR_INP 0x04 /* Input Interrupt */
|
||
|
|
#define ISA_ISR_SERIAL 0x08 /* Read out Serial ID after Reset */
|
||
|
|
#define ISA_ISR_ERRSIG 0x10 /* Error Signal Input */
|
||
|
|
#define ISA_ISR_ERR_MASK 0xfe /* Mask Error Interrupt */
|
||
|
|
#define ISA_ISR_OUT_MASK 0xfd /* Mask Output Interrupt */
|
||
|
|
#define ISA_ISR_INP_MASK 0xfb /* Mask Input Interrupt */
|
||
|
|
|
||
|
|
/* Signature delivered after Reset at ISA_ISR_SERIAL (LSB first) */
|
||
|
|
#define ISA_SER_ID 0x0201 /* ID for ISA Card */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* EEPROM Register EPR (RW) */
|
||
|
|
/**************************************************************************/
|
||
|
|
/* 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 */
|
||
|
|
/* N/A | N/A | N/A |ROM Hold| ROM CS |ROM CLK | ROM IN |ROM Out */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_EPR 2 /* Offset for this Register */
|
||
|
|
#define ISA_EPR_OUT 0x01 /* Rome Register Out (RO) */
|
||
|
|
#define ISA_EPR_IN 0x02 /* Rom Register In (WR) */
|
||
|
|
#define ISA_EPR_CLK 0x04 /* Rom Clock (WR) */
|
||
|
|
#define ISA_EPR_CS 0x08 /* Rom Cip Select (WR) */
|
||
|
|
#define ISA_EPR_HOLD 0x10 /* Rom Hold Signal (WR) */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* EEPROM enable Register EER (unused) */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_EER 3 /* Offset for this Register */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* SLC Data Input SDI (RO) */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_SDI 4 /* Offset for this Register */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* SLC Data Output SDO (WO) */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_SDO 5 /* Offset for this Register */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* IMS C011 Mode 2 Input Status Register for INMOS CPU SIS (RW) */
|
||
|
|
/**************************************************************************/
|
||
|
|
/* 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 */
|
||
|
|
/* N/A | N/A | N/A | N/A | N/A | N/A |Int Ena |Data Pre */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_SIS 6 /* Offset for this Register */
|
||
|
|
#define ISA_SIS_READY 0x01 /* If 1 : data is available */
|
||
|
|
#define ISA_SIS_INT 0x02 /* Enable Interrupt for READ */
|
||
|
|
|
||
|
|
/**************************************************************************/
|
||
|
|
/* IMS C011 Mode 2 Output Status Register from INMOS CPU SOS (RW) */
|
||
|
|
/**************************************************************************/
|
||
|
|
/* 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 */
|
||
|
|
/* N/A | N/A | N/A | N/A | N/A | N/A |Int Ena |Out Rdy */
|
||
|
|
/**************************************************************************/
|
||
|
|
#define ISA_SOS 7 /* Offset for this Register */
|
||
|
|
#define ISA_SOS_READY 0x01 /* If 1 : we can write Data */
|
||
|
|
#define ISA_SOS_INT 0x02 /* Enable Interrupt for WRITE */
|
||
|
|
|
||
|
|
#define ISA_REGION 8 /* Number of Registers */
|
||
|
|
|
||
|
|
|
||
|
|
/* Macros for accessing ports */
|
||
|
|
#define ISA_PORT_COR (card->port+ISA_COR)
|
||
|
|
#define ISA_PORT_ISR (card->port+ISA_ISR)
|
||
|
|
#define ISA_PORT_EPR (card->port+ISA_EPR)
|
||
|
|
#define ISA_PORT_EER (card->port+ISA_EER)
|
||
|
|
#define ISA_PORT_SDI (card->port+ISA_SDI)
|
||
|
|
#define ISA_PORT_SDO (card->port+ISA_SDO)
|
||
|
|
#define ISA_PORT_SIS (card->port+ISA_SIS)
|
||
|
|
#define ISA_PORT_SOS (card->port+ISA_SOS)
|
||
|
|
|
||
|
|
/* Prototypes */
|
||
|
|
|
||
|
|
extern int act2000_isa_detect(unsigned short portbase);
|
||
|
|
extern int act2000_isa_config_irq(act2000_card * card, short irq);
|
||
|
|
extern int act2000_isa_config_port(act2000_card * card, unsigned short portbase);
|
||
|
|
extern int act2000_isa_download(act2000_card * card, act2000_ddef __user * cb);
|
||
|
|
extern void act2000_isa_release(act2000_card * card);
|
||
|
|
extern void act2000_isa_receive(act2000_card *card);
|
||
|
|
extern void act2000_isa_send(act2000_card *card);
|
||
|
|
|
||
|
|
#endif /* act2000_isa_h */
|