2009-06-19 11:27:40 +07:00
|
|
|
/*
|
|
|
|
* PATA driver for AT91SAM9260 Static Memory Controller
|
|
|
|
* with CompactFlash interface in True IDE mode
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Matyukevich Sergey
|
2011-05-13 01:15:51 +07:00
|
|
|
* 2011 Igor Plyatov
|
2009-06-19 11:27:40 +07:00
|
|
|
*
|
|
|
|
* Based on:
|
|
|
|
* * generic platform driver by Paul Mundt: drivers/ata/pata_platform.c
|
|
|
|
* * pata_at32 driver by Kristoffer Nyborg Gregertsen
|
|
|
|
* * at91_ide driver by Stanislaw Gruszka
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2
|
|
|
|
* as published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/blkdev.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 15:04:11 +07:00
|
|
|
#include <linux/gfp.h>
|
2009-06-19 11:27:40 +07:00
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/ata.h>
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/ata_platform.h>
|
2012-10-30 04:12:23 +07:00
|
|
|
#include <linux/platform_data/atmel.h>
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
#include <mach/at91sam9_smc.h>
|
2011-07-26 16:56:19 +07:00
|
|
|
#include <asm/gpio.h>
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
#define DRV_NAME "pata_at91"
|
|
|
|
#define DRV_VERSION "0.3"
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
#define CF_IDE_OFFSET 0x00c00000
|
|
|
|
#define CF_ALT_IDE_OFFSET 0x00e00000
|
|
|
|
#define CF_IDE_RES_SIZE 0x08
|
|
|
|
#define CS_PULSE_MAXIMUM 319
|
|
|
|
#define ER_SMC_CALC 1
|
|
|
|
#define ER_SMC_RECALC 2
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
struct at91_ide_info {
|
|
|
|
unsigned long mode;
|
|
|
|
unsigned int cs;
|
2009-07-17 01:38:55 +07:00
|
|
|
struct clk *mck;
|
2009-06-19 11:27:40 +07:00
|
|
|
void __iomem *ide_addr;
|
|
|
|
void __iomem *alt_addr;
|
|
|
|
};
|
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
/**
|
|
|
|
* struct smc_range - range of valid values for SMC register.
|
|
|
|
*/
|
|
|
|
struct smc_range {
|
|
|
|
int min;
|
|
|
|
int max;
|
2011-03-28 19:56:14 +07:00
|
|
|
};
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
/**
|
|
|
|
* adjust_smc_value - adjust value for one of SMC registers.
|
|
|
|
* @value: adjusted value
|
|
|
|
* @range: array of SMC ranges with valid values
|
|
|
|
* @size: SMC ranges array size
|
|
|
|
*
|
|
|
|
* This returns the difference between input and output value or negative
|
|
|
|
* in case of invalid input value.
|
|
|
|
* If negative returned, then output value = maximal possible from ranges.
|
|
|
|
*/
|
|
|
|
static int adjust_smc_value(int *value, struct smc_range *range, int size)
|
|
|
|
{
|
|
|
|
int maximum = (range + size - 1)->max;
|
|
|
|
int remainder;
|
|
|
|
|
|
|
|
do {
|
|
|
|
if (*value < range->min) {
|
|
|
|
remainder = range->min - *value;
|
|
|
|
*value = range->min; /* nearest valid value */
|
|
|
|
return remainder;
|
|
|
|
} else if ((range->min <= *value) && (*value <= range->max))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
range++;
|
|
|
|
} while (--size);
|
|
|
|
*value = maximum;
|
|
|
|
|
|
|
|
return -1; /* invalid value */
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* calc_smc_vals - calculate SMC register values
|
|
|
|
* @dev: ATA device
|
|
|
|
* @setup: SMC_SETUP register value
|
|
|
|
* @pulse: SMC_PULSE register value
|
|
|
|
* @cycle: SMC_CYCLE register value
|
|
|
|
*
|
|
|
|
* This returns negative in case of invalid values for SMC registers:
|
|
|
|
* -ER_SMC_RECALC - recalculation required for SMC values,
|
|
|
|
* -ER_SMC_CALC - calculation failed (invalid input values).
|
|
|
|
*
|
|
|
|
* SMC use special coding scheme, see "Coding and Range of Timing
|
|
|
|
* Parameters" table from AT91SAM9 datasheets.
|
|
|
|
*
|
|
|
|
* SMC_SETUP = 128*setup[5] + setup[4:0]
|
|
|
|
* SMC_PULSE = 256*pulse[6] + pulse[5:0]
|
|
|
|
* SMC_CYCLE = 256*cycle[8:7] + cycle[6:0]
|
|
|
|
*/
|
|
|
|
static int calc_smc_vals(struct device *dev,
|
|
|
|
int *setup, int *pulse, int *cycle, int *cs_pulse)
|
|
|
|
{
|
|
|
|
int ret_val;
|
|
|
|
int err = 0;
|
|
|
|
struct smc_range range_setup[] = { /* SMC_SETUP valid values */
|
|
|
|
{.min = 0, .max = 31}, /* first range */
|
|
|
|
{.min = 128, .max = 159} /* second range */
|
|
|
|
};
|
|
|
|
struct smc_range range_pulse[] = { /* SMC_PULSE valid values */
|
|
|
|
{.min = 0, .max = 63}, /* first range */
|
|
|
|
{.min = 256, .max = 319} /* second range */
|
|
|
|
};
|
|
|
|
struct smc_range range_cycle[] = { /* SMC_CYCLE valid values */
|
|
|
|
{.min = 0, .max = 127}, /* first range */
|
|
|
|
{.min = 256, .max = 383}, /* second range */
|
|
|
|
{.min = 512, .max = 639}, /* third range */
|
|
|
|
{.min = 768, .max = 895} /* fourth range */
|
|
|
|
};
|
|
|
|
|
|
|
|
ret_val = adjust_smc_value(setup, range_setup, ARRAY_SIZE(range_setup));
|
|
|
|
if (ret_val < 0)
|
|
|
|
dev_warn(dev, "maximal SMC Setup value\n");
|
|
|
|
else
|
|
|
|
*cycle += ret_val;
|
|
|
|
|
|
|
|
ret_val = adjust_smc_value(pulse, range_pulse, ARRAY_SIZE(range_pulse));
|
|
|
|
if (ret_val < 0)
|
|
|
|
dev_warn(dev, "maximal SMC Pulse value\n");
|
|
|
|
else
|
|
|
|
*cycle += ret_val;
|
|
|
|
|
|
|
|
ret_val = adjust_smc_value(cycle, range_cycle, ARRAY_SIZE(range_cycle));
|
|
|
|
if (ret_val < 0)
|
|
|
|
dev_warn(dev, "maximal SMC Cycle value\n");
|
|
|
|
|
|
|
|
*cs_pulse = *cycle;
|
|
|
|
if (*cs_pulse > CS_PULSE_MAXIMUM) {
|
|
|
|
dev_err(dev, "unable to calculate valid SMC settings\n");
|
|
|
|
return -ER_SMC_CALC;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret_val = adjust_smc_value(cs_pulse, range_pulse,
|
|
|
|
ARRAY_SIZE(range_pulse));
|
|
|
|
if (ret_val < 0) {
|
|
|
|
dev_warn(dev, "maximal SMC CS Pulse value\n");
|
|
|
|
} else if (ret_val != 0) {
|
|
|
|
*cycle = *cs_pulse;
|
|
|
|
dev_warn(dev, "SMC Cycle extended\n");
|
|
|
|
err = -ER_SMC_RECALC;
|
|
|
|
}
|
|
|
|
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* to_smc_format - convert values into SMC format
|
|
|
|
* @setup: SETUP value of SMC Setup Register
|
|
|
|
* @pulse: PULSE value of SMC Pulse Register
|
|
|
|
* @cycle: CYCLE value of SMC Cycle Register
|
|
|
|
* @cs_pulse: NCS_PULSE value of SMC Pulse Register
|
|
|
|
*/
|
|
|
|
static void to_smc_format(int *setup, int *pulse, int *cycle, int *cs_pulse)
|
|
|
|
{
|
|
|
|
*setup = (*setup & 0x1f) | ((*setup & 0x80) >> 2);
|
|
|
|
*pulse = (*pulse & 0x3f) | ((*pulse & 0x100) >> 2);
|
|
|
|
*cycle = (*cycle & 0x7f) | ((*cycle & 0x300) >> 1);
|
|
|
|
*cs_pulse = (*cs_pulse & 0x3f) | ((*cs_pulse & 0x100) >> 2);
|
|
|
|
}
|
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
static unsigned long calc_mck_cycles(unsigned long ns, unsigned long mck_hz)
|
2009-06-19 11:27:40 +07:00
|
|
|
{
|
|
|
|
unsigned long mul;
|
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
/*
|
|
|
|
* cycles = x [nsec] * f [Hz] / 10^9 [ns in sec] =
|
|
|
|
* x * (f / 1_000_000_000) =
|
|
|
|
* x * ((f * 65536) / 1_000_000_000) / 65536 =
|
|
|
|
* x * (((f / 10_000) * 65536) / 100_000) / 65536 =
|
|
|
|
*/
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
mul = (mck_hz / 10000) << 16;
|
|
|
|
mul /= 100000;
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
return (ns * mul + 65536) >> 16; /* rounding */
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
/**
|
|
|
|
* set_smc_timing - SMC timings setup.
|
|
|
|
* @dev: device
|
|
|
|
* @info: AT91 IDE info
|
|
|
|
* @ata: ATA timings
|
|
|
|
*
|
|
|
|
* Its assumed that write timings are same as read timings,
|
|
|
|
* cs_setup = 0 and cs_pulse = cycle.
|
|
|
|
*/
|
|
|
|
static void set_smc_timing(struct device *dev, struct ata_device *adev,
|
2009-06-19 11:27:40 +07:00
|
|
|
struct at91_ide_info *info, const struct ata_timing *ata)
|
|
|
|
{
|
2011-05-13 01:15:51 +07:00
|
|
|
int ret = 0;
|
|
|
|
int use_iordy;
|
2011-11-27 18:30:29 +07:00
|
|
|
struct sam9_smc_config smc;
|
2011-05-13 01:15:51 +07:00
|
|
|
unsigned int t6z; /* data tristate time in ns */
|
|
|
|
unsigned int cycle; /* SMC Cycle width in MCK ticks */
|
|
|
|
unsigned int setup; /* SMC Setup width in MCK ticks */
|
|
|
|
unsigned int pulse; /* CFIOR and CFIOW pulse width in MCK ticks */
|
|
|
|
unsigned int cs_pulse; /* CS4 or CS5 pulse width in MCK ticks*/
|
|
|
|
unsigned int tdf_cycles; /* SMC TDF MCK ticks */
|
|
|
|
unsigned long mck_hz; /* MCK frequency in Hz */
|
|
|
|
|
|
|
|
t6z = (ata->mode < XFER_PIO_5) ? 30 : 20;
|
2009-07-17 01:38:55 +07:00
|
|
|
mck_hz = clk_get_rate(info->mck);
|
2011-05-13 01:15:51 +07:00
|
|
|
cycle = calc_mck_cycles(ata->cyc8b, mck_hz);
|
|
|
|
setup = calc_mck_cycles(ata->setup, mck_hz);
|
|
|
|
pulse = calc_mck_cycles(ata->act8b, mck_hz);
|
|
|
|
tdf_cycles = calc_mck_cycles(t6z, mck_hz);
|
|
|
|
|
|
|
|
do {
|
|
|
|
ret = calc_smc_vals(dev, &setup, &pulse, &cycle, &cs_pulse);
|
|
|
|
} while (ret == -ER_SMC_RECALC);
|
|
|
|
|
|
|
|
if (ret == -ER_SMC_CALC)
|
|
|
|
dev_err(dev, "Interface may not operate correctly\n");
|
|
|
|
|
|
|
|
dev_dbg(dev, "SMC Setup=%u, Pulse=%u, Cycle=%u, CS Pulse=%u\n",
|
|
|
|
setup, pulse, cycle, cs_pulse);
|
|
|
|
to_smc_format(&setup, &pulse, &cycle, &cs_pulse);
|
|
|
|
/* disable or enable waiting for IORDY signal */
|
|
|
|
use_iordy = ata_pio_need_iordy(adev);
|
|
|
|
if (use_iordy)
|
|
|
|
info->mode |= AT91_SMC_EXNWMODE_READY;
|
|
|
|
|
|
|
|
if (tdf_cycles > 15) {
|
|
|
|
tdf_cycles = 15;
|
|
|
|
dev_warn(dev, "maximal SMC TDF Cycles value\n");
|
2011-03-28 19:56:15 +07:00
|
|
|
}
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2011-05-13 01:15:51 +07:00
|
|
|
dev_dbg(dev, "Use IORDY=%u, TDF Cycles=%u\n", use_iordy, tdf_cycles);
|
2011-11-27 18:30:29 +07:00
|
|
|
|
|
|
|
/* SMC Setup Register */
|
|
|
|
smc.nwe_setup = smc.nrd_setup = setup;
|
|
|
|
smc.ncs_write_setup = smc.ncs_read_setup = 0;
|
|
|
|
/* SMC Pulse Register */
|
|
|
|
smc.nwe_pulse = smc.nrd_pulse = pulse;
|
|
|
|
smc.ncs_write_pulse = smc.ncs_read_pulse = cs_pulse;
|
|
|
|
/* SMC Cycle Register */
|
|
|
|
smc.write_cycle = smc.read_cycle = cycle;
|
|
|
|
/* SMC Mode Register*/
|
|
|
|
smc.tdf_cycles = tdf_cycles;
|
|
|
|
smc.mode = info->mode;
|
|
|
|
|
|
|
|
sam9_smc_configure(0, info->cs, &smc);
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void pata_at91_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
struct at91_ide_info *info = ap->host->private_data;
|
|
|
|
struct ata_timing timing;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Compute ATA timing and set it to SMC */
|
|
|
|
ret = ata_timing_compute(adev, adev->pio_mode, &timing, 1000, 0);
|
|
|
|
if (ret) {
|
2010-02-04 13:09:54 +07:00
|
|
|
dev_warn(ap->dev, "Failed to compute ATA timing %d, "
|
|
|
|
"set PIO_0 timing\n", ret);
|
2011-05-13 01:15:51 +07:00
|
|
|
timing = *ata_timing_find_mode(XFER_PIO_0);
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
2011-05-13 01:15:51 +07:00
|
|
|
set_smc_timing(ap->dev, adev, info, &timing);
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int pata_at91_data_xfer_noirq(struct ata_device *dev,
|
|
|
|
unsigned char *buf, unsigned int buflen, int rw)
|
|
|
|
{
|
|
|
|
struct at91_ide_info *info = dev->link->ap->host->private_data;
|
|
|
|
unsigned int consumed;
|
|
|
|
unsigned long flags;
|
2011-11-27 18:30:29 +07:00
|
|
|
struct sam9_smc_config smc;
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
local_irq_save(flags);
|
2011-11-27 18:30:29 +07:00
|
|
|
sam9_smc_read_mode(0, info->cs, &smc);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
/* set 16bit mode before writing data */
|
2011-11-27 18:30:29 +07:00
|
|
|
smc.mode = (smc.mode & ~AT91_SMC_DBW) | AT91_SMC_DBW_16;
|
|
|
|
sam9_smc_write_mode(0, info->cs, &smc);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
consumed = ata_sff_data_xfer(dev, buf, buflen, rw);
|
|
|
|
|
|
|
|
/* restore 8bit mode after data is written */
|
2011-11-27 18:30:29 +07:00
|
|
|
smc.mode = (smc.mode & ~AT91_SMC_DBW) | AT91_SMC_DBW_8;
|
|
|
|
sam9_smc_write_mode(0, info->cs, &smc);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
local_irq_restore(flags);
|
|
|
|
return consumed;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct scsi_host_template pata_at91_sht = {
|
|
|
|
ATA_PIO_SHT(DRV_NAME),
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations pata_at91_port_ops = {
|
|
|
|
.inherits = &ata_sff_port_ops,
|
|
|
|
|
|
|
|
.sff_data_xfer = pata_at91_data_xfer_noirq,
|
|
|
|
.set_piomode = pata_at91_set_piomode,
|
|
|
|
.cable_detect = ata_cable_40wire,
|
|
|
|
};
|
|
|
|
|
2012-12-22 04:19:58 +07:00
|
|
|
static int pata_at91_probe(struct platform_device *pdev)
|
2009-06-19 11:27:40 +07:00
|
|
|
{
|
2013-07-30 15:16:05 +07:00
|
|
|
struct at91_cf_data *board = dev_get_platdata(&pdev->dev);
|
2009-06-19 11:27:40 +07:00
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
struct at91_ide_info *info;
|
|
|
|
struct resource *mem_res;
|
|
|
|
struct ata_host *host;
|
|
|
|
struct ata_port *ap;
|
2009-07-17 01:38:55 +07:00
|
|
|
|
2009-06-19 11:27:40 +07:00
|
|
|
int irq_flags = 0;
|
|
|
|
int irq = 0;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* get platform resources: IO/CTL memories and irq/rst pins */
|
|
|
|
|
|
|
|
if (pdev->num_resources != 1) {
|
|
|
|
dev_err(&pdev->dev, "invalid number of resources\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
|
|
|
|
if (!mem_res) {
|
|
|
|
dev_err(dev, "failed to get mem resource\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
irq = board->irq_pin;
|
|
|
|
|
|
|
|
/* init ata host */
|
|
|
|
|
|
|
|
host = ata_host_alloc(dev, 1);
|
|
|
|
|
|
|
|
if (!host)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
ap = host->ports[0];
|
|
|
|
ap->ops = &pata_at91_port_ops;
|
|
|
|
ap->flags |= ATA_FLAG_SLAVE_POSS;
|
|
|
|
ap->pio_mask = ATA_PIO4;
|
|
|
|
|
2011-09-19 14:29:53 +07:00
|
|
|
if (!gpio_is_valid(irq)) {
|
2009-06-19 11:27:40 +07:00
|
|
|
ap->flags |= ATA_FLAG_PIO_POLLING;
|
|
|
|
ata_port_desc(ap, "no IRQ, using PIO polling");
|
|
|
|
}
|
|
|
|
|
2009-08-07 09:15:20 +07:00
|
|
|
info = devm_kzalloc(dev, sizeof(*info), GFP_KERNEL);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
if (!info) {
|
|
|
|
dev_err(dev, "failed to allocate memory for private data\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
info->mck = clk_get(NULL, "mck");
|
|
|
|
|
|
|
|
if (IS_ERR(info->mck)) {
|
|
|
|
dev_err(dev, "failed to get access to mck clock\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2009-06-19 11:27:40 +07:00
|
|
|
info->cs = board->chipselect;
|
|
|
|
info->mode = AT91_SMC_READMODE | AT91_SMC_WRITEMODE |
|
|
|
|
AT91_SMC_EXNWMODE_READY | AT91_SMC_BAT_SELECT |
|
|
|
|
AT91_SMC_DBW_8 | AT91_SMC_TDF_(0);
|
|
|
|
|
|
|
|
info->ide_addr = devm_ioremap(dev,
|
|
|
|
mem_res->start + CF_IDE_OFFSET, CF_IDE_RES_SIZE);
|
|
|
|
|
|
|
|
if (!info->ide_addr) {
|
|
|
|
dev_err(dev, "failed to map IO base\n");
|
|
|
|
ret = -ENOMEM;
|
2009-08-07 09:15:20 +07:00
|
|
|
goto err_put;
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
info->alt_addr = devm_ioremap(dev,
|
|
|
|
mem_res->start + CF_ALT_IDE_OFFSET, CF_IDE_RES_SIZE);
|
|
|
|
|
|
|
|
if (!info->alt_addr) {
|
|
|
|
dev_err(dev, "failed to map CTL base\n");
|
|
|
|
ret = -ENOMEM;
|
2009-08-07 09:15:20 +07:00
|
|
|
goto err_put;
|
2009-06-19 11:27:40 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
ap->ioaddr.cmd_addr = info->ide_addr;
|
|
|
|
ap->ioaddr.ctl_addr = info->alt_addr + 0x06;
|
|
|
|
ap->ioaddr.altstatus_addr = ap->ioaddr.ctl_addr;
|
|
|
|
|
|
|
|
ata_sff_std_ports(&ap->ioaddr);
|
|
|
|
|
|
|
|
ata_port_desc(ap, "mmio cmd 0x%llx ctl 0x%llx",
|
|
|
|
(unsigned long long)mem_res->start + CF_IDE_OFFSET,
|
|
|
|
(unsigned long long)mem_res->start + CF_ALT_IDE_OFFSET);
|
|
|
|
|
|
|
|
host->private_data = info;
|
|
|
|
|
2014-04-01 00:51:14 +07:00
|
|
|
ret = ata_host_activate(host, gpio_is_valid(irq) ? gpio_to_irq(irq) : 0,
|
|
|
|
gpio_is_valid(irq) ? ata_sff_interrupt : NULL,
|
|
|
|
irq_flags, &pata_at91_sht);
|
|
|
|
if (ret)
|
|
|
|
goto err_put;
|
2009-06-19 11:27:40 +07:00
|
|
|
|
2014-04-01 00:51:14 +07:00
|
|
|
return 0;
|
2011-10-10 22:09:17 +07:00
|
|
|
|
2009-08-07 09:15:20 +07:00
|
|
|
err_put:
|
2009-07-17 01:38:55 +07:00
|
|
|
clk_put(info->mck);
|
2009-06-19 11:27:40 +07:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-12-22 04:19:58 +07:00
|
|
|
static int pata_at91_remove(struct platform_device *pdev)
|
2009-06-19 11:27:40 +07:00
|
|
|
{
|
2013-05-23 17:41:21 +07:00
|
|
|
struct ata_host *host = platform_get_drvdata(pdev);
|
2009-07-11 14:49:48 +07:00
|
|
|
struct at91_ide_info *info;
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
if (!host)
|
|
|
|
return 0;
|
2009-07-11 14:49:48 +07:00
|
|
|
info = host->private_data;
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
ata_host_detach(host);
|
|
|
|
|
|
|
|
if (!info)
|
|
|
|
return 0;
|
|
|
|
|
2009-07-17 01:38:55 +07:00
|
|
|
clk_put(info->mck);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver pata_at91_driver = {
|
|
|
|
.probe = pata_at91_probe,
|
2012-12-22 04:19:58 +07:00
|
|
|
.remove = pata_at91_remove,
|
2011-05-13 01:15:51 +07:00
|
|
|
.driver = {
|
2009-06-19 11:27:40 +07:00
|
|
|
.name = DRV_NAME,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2011-11-27 13:44:26 +07:00
|
|
|
module_platform_driver(pata_at91_driver);
|
2009-06-19 11:27:40 +07:00
|
|
|
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DESCRIPTION("Driver for CF in True IDE mode on AT91SAM9260 SoC");
|
|
|
|
MODULE_AUTHOR("Matyukevich Sergey");
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|