2019-05-27 13:55:08 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2012-03-23 01:47:43 +07:00
|
|
|
/*
|
|
|
|
* DTS file for SPEAr300 SoC
|
|
|
|
*
|
2015-07-18 06:23:50 +07:00
|
|
|
* Copyright 2012 Viresh Kumar <vireshk@kernel.org>
|
2012-03-23 01:47:43 +07:00
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "spear3xx.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
ahb {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
ranges = <0x60000000 0x60000000 0x50000000
|
|
|
|
0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
|
2012-03-29 10:00:19 +07:00
|
|
|
pinmux@99000000 {
|
|
|
|
compatible = "st,spear300-pinmux";
|
|
|
|
reg = <0x99000000 0x1000>;
|
|
|
|
};
|
|
|
|
|
2012-03-23 01:47:43 +07:00
|
|
|
clcd@60000000 {
|
2012-07-05 10:51:47 +07:00
|
|
|
compatible = "arm,pl110", "arm,primecell";
|
2012-03-23 01:47:43 +07:00
|
|
|
reg = <0x60000000 0x1000>;
|
|
|
|
interrupts = <30>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
fsmc: flash@94000000 {
|
|
|
|
compatible = "st,spear600-fsmc-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x94000000 0x1000 /* FSMC Register */
|
2012-10-04 20:14:16 +07:00
|
|
|
0x80000000 0x0010 /* NAND Base DATA */
|
|
|
|
0x80020000 0x0010 /* NAND Base ADDR */
|
|
|
|
0x80010000 0x0010>; /* NAND Base CMD */
|
|
|
|
reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd";
|
2012-03-23 01:47:43 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@70000000 {
|
|
|
|
compatible = "st,sdhci-spear";
|
|
|
|
reg = <0x70000000 0x100>;
|
|
|
|
interrupts = <1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-08-03 17:30:18 +07:00
|
|
|
shirq: interrupt-controller@0x50000000 {
|
|
|
|
compatible = "st,spear300-shirq";
|
|
|
|
reg = <0x50000000 0x1000>;
|
|
|
|
interrupts = <28>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
};
|
|
|
|
|
2012-03-23 01:47:43 +07:00
|
|
|
apb {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
ranges = <0xa0000000 0xa0000000 0x10000000
|
|
|
|
0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
|
|
|
|
gpio1: gpio@a9000000 {
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
|
|
gpio-controller;
|
|
|
|
reg = <0xa9000000 0x1000>;
|
2012-08-03 17:30:18 +07:00
|
|
|
interrupts = <8>;
|
|
|
|
interrupt-parent = <&shirq>;
|
2012-03-23 01:47:43 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
kbd@a0000000 {
|
|
|
|
compatible = "st,spear300-kbd";
|
|
|
|
reg = <0xa0000000 0x1000>;
|
2012-08-03 17:30:18 +07:00
|
|
|
interrupts = <7>;
|
|
|
|
interrupt-parent = <&shirq>;
|
2012-03-23 01:47:43 +07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|