2011-10-04 17:19:01 +07:00
|
|
|
/* exynos_drm_drv.h
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
|
|
|
* Authors:
|
|
|
|
* Inki Dae <inki.dae@samsung.com>
|
|
|
|
* Joonyoung Shim <jy0922.shim@samsung.com>
|
|
|
|
* Seung-Woo Kim <sw0312.kim@samsung.com>
|
|
|
|
*
|
2012-12-18 00:30:17 +07:00
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
2011-10-04 17:19:01 +07:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _EXYNOS_DRM_DRV_H_
|
|
|
|
#define _EXYNOS_DRM_DRV_H_
|
|
|
|
|
2014-10-31 21:17:38 +07:00
|
|
|
#include <drm/drmP.h>
|
2011-11-12 14:57:42 +07:00
|
|
|
#include <linux/module.h>
|
2011-10-04 17:19:01 +07:00
|
|
|
|
2012-03-21 08:55:26 +07:00
|
|
|
#define MAX_CRTC 3
|
2011-12-08 15:54:07 +07:00
|
|
|
#define MAX_PLANE 5
|
2012-03-21 08:55:26 +07:00
|
|
|
#define MAX_FB_BUFFER 4
|
2011-10-04 17:19:01 +07:00
|
|
|
|
2015-10-12 20:07:48 +07:00
|
|
|
#define DEFAULT_WIN 0
|
|
|
|
|
2014-11-04 03:20:29 +07:00
|
|
|
#define to_exynos_crtc(x) container_of(x, struct exynos_drm_crtc, base)
|
2014-11-04 03:13:27 +07:00
|
|
|
#define to_exynos_plane(x) container_of(x, struct exynos_drm_plane, base)
|
2014-10-31 21:32:32 +07:00
|
|
|
|
2011-10-04 17:19:01 +07:00
|
|
|
/* this enumerates display type. */
|
|
|
|
enum exynos_drm_output_type {
|
|
|
|
EXYNOS_DISPLAY_TYPE_NONE,
|
|
|
|
/* RGB or CPU Interface. */
|
|
|
|
EXYNOS_DISPLAY_TYPE_LCD,
|
|
|
|
/* HDMI Interface. */
|
|
|
|
EXYNOS_DISPLAY_TYPE_HDMI,
|
2012-03-21 08:55:26 +07:00
|
|
|
/* Virtual Display Interface. */
|
|
|
|
EXYNOS_DISPLAY_TYPE_VIDI,
|
2011-10-04 17:19:01 +07:00
|
|
|
};
|
|
|
|
|
2015-11-30 20:53:22 +07:00
|
|
|
struct exynos_drm_rect {
|
|
|
|
unsigned int x, y;
|
|
|
|
unsigned int w, h;
|
|
|
|
};
|
|
|
|
|
2011-10-04 17:19:01 +07:00
|
|
|
/*
|
2015-11-30 20:53:22 +07:00
|
|
|
* Exynos drm plane state structure.
|
2011-10-04 17:19:01 +07:00
|
|
|
*
|
2015-11-30 20:53:22 +07:00
|
|
|
* @base: plane_state object (contains drm_framebuffer pointer)
|
|
|
|
* @src: rectangle of the source image data to be displayed (clipped to
|
|
|
|
* visible part).
|
|
|
|
* @crtc: rectangle of the target image position on hardware screen
|
|
|
|
* (clipped to visible part).
|
2015-04-07 13:59:39 +07:00
|
|
|
* @h_ratio: horizontal scaling ratio, 16.16 fixed point
|
|
|
|
* @v_ratio: vertical scaling ratio, 16.16 fixed point
|
2015-11-30 20:53:22 +07:00
|
|
|
*
|
|
|
|
* this structure consists plane state data that will be applied to hardware
|
|
|
|
* specific overlay info.
|
|
|
|
*/
|
|
|
|
|
|
|
|
struct exynos_drm_plane_state {
|
|
|
|
struct drm_plane_state base;
|
|
|
|
struct exynos_drm_rect crtc;
|
|
|
|
struct exynos_drm_rect src;
|
|
|
|
unsigned int h_ratio;
|
|
|
|
unsigned int v_ratio;
|
2015-12-16 19:21:43 +07:00
|
|
|
unsigned int zpos;
|
2015-11-30 20:53:22 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
static inline struct exynos_drm_plane_state *
|
|
|
|
to_exynos_plane_state(struct drm_plane_state *state)
|
|
|
|
{
|
|
|
|
return container_of(state, struct exynos_drm_plane_state, base);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Exynos drm common overlay structure.
|
|
|
|
*
|
|
|
|
* @base: plane object
|
2015-12-16 19:21:42 +07:00
|
|
|
* @index: hardware index of the overlay layer
|
2011-10-04 17:19:01 +07:00
|
|
|
*
|
|
|
|
* this structure is common to exynos SoC and its contents would be copied
|
|
|
|
* to hardware specific overlay info.
|
|
|
|
*/
|
2014-11-04 03:13:27 +07:00
|
|
|
|
|
|
|
struct exynos_drm_plane {
|
|
|
|
struct drm_plane base;
|
2015-11-30 20:53:25 +07:00
|
|
|
const struct exynos_drm_plane_config *config;
|
2015-12-16 19:21:42 +07:00
|
|
|
unsigned int index;
|
2015-08-15 23:26:14 +07:00
|
|
|
struct drm_framebuffer *pending_fb;
|
2011-10-04 17:19:01 +07:00
|
|
|
};
|
|
|
|
|
2015-11-30 20:53:26 +07:00
|
|
|
#define EXYNOS_DRM_PLANE_CAP_DOUBLE (1 << 0)
|
|
|
|
#define EXYNOS_DRM_PLANE_CAP_SCALE (1 << 1)
|
2015-12-16 19:21:43 +07:00
|
|
|
#define EXYNOS_DRM_PLANE_CAP_ZPOS (1 << 2)
|
2015-11-30 20:53:26 +07:00
|
|
|
|
2015-11-30 20:53:25 +07:00
|
|
|
/*
|
|
|
|
* Exynos DRM plane configuration structure.
|
|
|
|
*
|
2015-12-16 19:21:43 +07:00
|
|
|
* @zpos: initial z-position of the plane.
|
2015-11-30 20:53:25 +07:00
|
|
|
* @type: type of the plane (primary, cursor or overlay).
|
|
|
|
* @pixel_formats: supported pixel formats.
|
|
|
|
* @num_pixel_formats: number of elements in 'pixel_formats'.
|
|
|
|
* @capabilities: supported features (see EXYNOS_DRM_PLANE_CAP_*)
|
|
|
|
*/
|
|
|
|
|
|
|
|
struct exynos_drm_plane_config {
|
|
|
|
unsigned int zpos;
|
|
|
|
enum drm_plane_type type;
|
|
|
|
const uint32_t *pixel_formats;
|
|
|
|
unsigned int num_pixel_formats;
|
|
|
|
unsigned int capabilities;
|
|
|
|
};
|
|
|
|
|
2011-10-04 17:19:01 +07:00
|
|
|
/*
|
2015-01-18 16:16:23 +07:00
|
|
|
* Exynos drm crtc ops
|
2011-10-04 17:19:01 +07:00
|
|
|
*
|
2015-06-01 22:04:55 +07:00
|
|
|
* @enable: enable the device
|
|
|
|
* @disable: disable the device
|
2011-10-04 17:19:01 +07:00
|
|
|
* @commit: set current hw specific display mode to hw.
|
|
|
|
* @enable_vblank: specific driver callback for enabling vblank interrupt.
|
|
|
|
* @disable_vblank: specific driver callback for disabling vblank interrupt.
|
2012-12-06 21:46:00 +07:00
|
|
|
* @wait_for_vblank: wait for vblank interrupt to make sure that
|
|
|
|
* hardware overlay is updated.
|
2015-10-26 19:03:39 +07:00
|
|
|
* @atomic_check: validate state
|
2016-01-05 19:52:51 +07:00
|
|
|
* @atomic_begin: prepare device to receive an update
|
|
|
|
* @atomic_flush: mark the end of device update
|
2015-08-03 12:38:05 +07:00
|
|
|
* @update_plane: apply hardware specific overlay data to registers.
|
|
|
|
* @disable_plane: disable hardware specific overlay.
|
2014-07-17 16:01:19 +07:00
|
|
|
* @te_handler: trigger to transfer video image at the tearing effect
|
|
|
|
* synchronization signal if there is a page flip request.
|
2015-05-07 07:04:44 +07:00
|
|
|
* @clock_enable: optional function enabling/disabling display domain clock,
|
|
|
|
* called from exynos-dp driver before powering up (with
|
|
|
|
* 'enable' argument as true) and after powering down (with
|
|
|
|
* 'enable' as false).
|
2011-10-04 17:19:01 +07:00
|
|
|
*/
|
2015-01-18 16:16:23 +07:00
|
|
|
struct exynos_drm_crtc;
|
|
|
|
struct exynos_drm_crtc_ops {
|
2015-06-01 22:04:55 +07:00
|
|
|
void (*enable)(struct exynos_drm_crtc *crtc);
|
|
|
|
void (*disable)(struct exynos_drm_crtc *crtc);
|
2015-01-18 16:16:23 +07:00
|
|
|
void (*commit)(struct exynos_drm_crtc *crtc);
|
|
|
|
int (*enable_vblank)(struct exynos_drm_crtc *crtc);
|
|
|
|
void (*disable_vblank)(struct exynos_drm_crtc *crtc);
|
|
|
|
void (*wait_for_vblank)(struct exynos_drm_crtc *crtc);
|
2015-10-26 19:03:39 +07:00
|
|
|
int (*atomic_check)(struct exynos_drm_crtc *crtc,
|
|
|
|
struct drm_crtc_state *state);
|
2016-01-05 19:52:51 +07:00
|
|
|
void (*atomic_begin)(struct exynos_drm_crtc *crtc);
|
2015-08-03 12:39:36 +07:00
|
|
|
void (*update_plane)(struct exynos_drm_crtc *crtc,
|
|
|
|
struct exynos_drm_plane *plane);
|
|
|
|
void (*disable_plane)(struct exynos_drm_crtc *crtc,
|
|
|
|
struct exynos_drm_plane *plane);
|
2016-01-05 19:52:51 +07:00
|
|
|
void (*atomic_flush)(struct exynos_drm_crtc *crtc);
|
2015-01-18 16:16:23 +07:00
|
|
|
void (*te_handler)(struct exynos_drm_crtc *crtc);
|
2015-05-07 07:04:44 +07:00
|
|
|
void (*clock_enable)(struct exynos_drm_crtc *crtc, bool enable);
|
2011-10-04 17:19:01 +07:00
|
|
|
};
|
|
|
|
|
2014-11-01 00:33:30 +07:00
|
|
|
/*
|
|
|
|
* Exynos specific crtc structure.
|
|
|
|
*
|
2014-11-04 03:20:29 +07:00
|
|
|
* @base: crtc object.
|
2014-11-06 04:51:35 +07:00
|
|
|
* @type: one of EXYNOS_DISPLAY_TYPE_LCD and HDMI.
|
2014-11-01 00:33:30 +07:00
|
|
|
* @pipe: a crtc index created at load() with a new crtc object creation
|
|
|
|
* and the crtc object would be set to private->crtc array
|
|
|
|
* to get a crtc object corresponding to this pipe from private->crtc
|
|
|
|
* array when irq interrupt occurred. the reason of using this pipe is that
|
|
|
|
* drm framework doesn't support multiple irq yet.
|
|
|
|
* we can refer to the crtc to current hardware interrupt occurred through
|
|
|
|
* this pipe value.
|
2015-06-01 22:04:53 +07:00
|
|
|
* @enabled: if the crtc is enabled or not
|
2015-04-01 23:02:12 +07:00
|
|
|
* @event: vblank event that is currently queued for flip
|
2015-08-15 23:26:18 +07:00
|
|
|
* @wait_update: wait all pending planes updates to finish
|
|
|
|
* @pending_update: number of pending plane updates in this crtc
|
2015-01-18 16:16:23 +07:00
|
|
|
* @ops: pointer to callbacks for exynos drm specific functionality
|
|
|
|
* @ctx: A pointer to the crtc's implementation specific context
|
2014-11-01 00:33:30 +07:00
|
|
|
*/
|
|
|
|
struct exynos_drm_crtc {
|
2014-11-04 03:20:29 +07:00
|
|
|
struct drm_crtc base;
|
2014-11-06 04:51:35 +07:00
|
|
|
enum exynos_drm_output_type type;
|
2014-11-01 00:33:30 +07:00
|
|
|
unsigned int pipe;
|
2015-04-01 23:02:12 +07:00
|
|
|
struct drm_pending_vblank_event *event;
|
2015-08-15 23:26:18 +07:00
|
|
|
wait_queue_head_t wait_update;
|
|
|
|
atomic_t pending_update;
|
2015-05-07 07:04:45 +07:00
|
|
|
const struct exynos_drm_crtc_ops *ops;
|
2015-01-18 16:16:23 +07:00
|
|
|
void *ctx;
|
2014-11-01 00:33:30 +07:00
|
|
|
};
|
|
|
|
|
2012-05-17 18:06:32 +07:00
|
|
|
struct exynos_drm_g2d_private {
|
|
|
|
struct device *dev;
|
|
|
|
struct list_head inuse_cmdlist;
|
|
|
|
struct list_head event_list;
|
drm/exynos: add userptr feature for g2d module
This patch adds userptr feautre for G2D module.
The userptr means user space address allocated by malloc().
And the purpose of this feature is to make G2D's dma able
to access the user space region.
To user this feature, user should flag G2D_BUF_USRPTR to
offset variable of struct drm_exynos_g2d_cmd and fill
struct drm_exynos_g2d_userptr with user space address
and size for it and then should set a pointer to
drm_exynos_g2d_userptr object to data variable of struct
drm_exynos_g2d_cmd. The last bit of offset variable is used
to check if the cmdlist's buffer type is userptr or not.
If userptr, the g2d driver gets user space address and size
and then gets pages through get_user_pages().
(another case is counted as gem handle)
Below is sample codes:
static void set_cmd(struct drm_exynos_g2d_cmd *cmd,
unsigned long offset, unsigned long data)
{
cmd->offset = offset;
cmd->data = data;
}
static int solid_fill_test(int x, int y, unsigned long userptr)
{
struct drm_exynos_g2d_cmd cmd_gem[5];
struct drm_exynos_g2d_userptr g2d_userptr;
unsigned int gem_nr = 0;
...
g2d_userptr.userptr = userptr;
g2d_userptr.size = x * y * 4;
set_cmd(&cmd_gem[gem_nr++], DST_BASE_ADDR_REG |
G2D_BUF_USERPTR,
(unsigned long)&g2d_userptr);
...
}
int main(int argc, char **argv)
{
unsigned long addr;
...
addr = malloc(x * y * 4);
...
solid_fill_test(x, y, addr);
...
}
And next, the pages are mapped with iommu table and the device
address is set to cmdlist so that G2D's dma can access it.
As you may know, the pages from get_user_pages() are pinned.
In other words, they CAN NOT be migrated and also swapped out.
So the dma access would be safe.
But the use of userptr feature has performance overhead so
this patch also has memory pool to the userptr feature.
Please, assume that user sends cmdlist filled with userptr
and size every time to g2d driver, and the get_user_pages
funcion will be called every time.
The memory pool has maximum 64MB size and the userptr that
user had ever sent, is holded in the memory pool.
This meaning is that if the userptr from user is same as one
in the memory pool, device address to the userptr in the memory
pool is set to cmdlist.
And last, the pages from get_user_pages() will be freed once
user calls free() and the dma access is completed. Actually,
get_user_pages() takes 2 reference counts if the user process
has never accessed user region allocated by malloc(). Then, if
the user calls free(), the page reference count becomes 1 and
becomes 0 with put_page() call. And the reverse holds as well.
This means how the pages backed are used by dma and freed.
This patch is based on "drm/exynos: add iommu support for g2d",
https://patchwork.kernel.org/patch/1629481/
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-11-04 20:48:52 +07:00
|
|
|
struct list_head userptr_list;
|
2012-05-17 18:06:32 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
struct drm_exynos_file_private {
|
|
|
|
struct exynos_drm_g2d_private *g2d_priv;
|
2014-07-03 20:10:28 +07:00
|
|
|
struct device *ipp_dev;
|
2012-05-17 18:06:32 +07:00
|
|
|
};
|
|
|
|
|
2011-10-04 17:19:01 +07:00
|
|
|
/*
|
|
|
|
* Exynos drm private structure.
|
2012-10-20 21:53:42 +07:00
|
|
|
*
|
|
|
|
* @da_start: start address to device address space.
|
|
|
|
* with iommu, device address space starts from this address
|
|
|
|
* otherwise default one.
|
|
|
|
* @da_space_size: size of device address space.
|
|
|
|
* if 0 then default value is used for it.
|
2014-05-09 12:25:20 +07:00
|
|
|
* @pipe: the pipe number for this crtc/manager.
|
2015-08-15 23:26:17 +07:00
|
|
|
* @pending: the crtcs that have pending updates to finish
|
|
|
|
* @lock: protect access to @pending
|
|
|
|
* @wait: wait an atomic commit to finish
|
2011-10-04 17:19:01 +07:00
|
|
|
*/
|
|
|
|
struct exynos_drm_private {
|
|
|
|
struct drm_fb_helper *fb_helper;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* created crtc object would be contained at this array and
|
|
|
|
* this array is used to be aware of which crtc did it request vblank.
|
|
|
|
*/
|
|
|
|
struct drm_crtc *crtc[MAX_CRTC];
|
2012-06-27 12:27:06 +07:00
|
|
|
struct drm_property *plane_zpos_property;
|
2012-10-20 21:53:42 +07:00
|
|
|
|
|
|
|
unsigned long da_start;
|
|
|
|
unsigned long da_space_size;
|
2014-05-09 12:25:20 +07:00
|
|
|
|
|
|
|
unsigned int pipe;
|
2015-08-15 23:26:17 +07:00
|
|
|
|
|
|
|
/* for atomic commit */
|
|
|
|
u32 pending;
|
|
|
|
spinlock_t lock;
|
|
|
|
wait_queue_head_t wait;
|
2011-10-04 17:19:01 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Exynos drm sub driver structure.
|
|
|
|
*
|
|
|
|
* @list: sub driver has its own list object to register to exynos drm driver.
|
2012-04-05 18:49:27 +07:00
|
|
|
* @dev: pointer to device object for subdrv device driver.
|
2011-10-04 17:19:01 +07:00
|
|
|
* @drm_dev: pointer to drm_device and this pointer would be set
|
|
|
|
* when sub driver calls exynos_drm_subdrv_register().
|
|
|
|
* @probe: this callback would be called by exynos drm driver after
|
2014-05-09 12:25:20 +07:00
|
|
|
* subdrv is registered to it.
|
2011-10-04 17:19:01 +07:00
|
|
|
* @remove: this callback is used to release resources created
|
2014-05-09 12:25:20 +07:00
|
|
|
* by probe callback.
|
2012-03-16 16:47:09 +07:00
|
|
|
* @open: this would be called with drm device file open.
|
|
|
|
* @close: this would be called with drm device file close.
|
2011-10-04 17:19:01 +07:00
|
|
|
*/
|
|
|
|
struct exynos_drm_subdrv {
|
|
|
|
struct list_head list;
|
2012-04-05 18:49:27 +07:00
|
|
|
struct device *dev;
|
2011-10-04 17:19:01 +07:00
|
|
|
struct drm_device *drm_dev;
|
|
|
|
|
2011-10-14 11:29:48 +07:00
|
|
|
int (*probe)(struct drm_device *drm_dev, struct device *dev);
|
2012-09-05 12:12:06 +07:00
|
|
|
void (*remove)(struct drm_device *drm_dev, struct device *dev);
|
2012-03-16 16:47:09 +07:00
|
|
|
int (*open)(struct drm_device *drm_dev, struct device *dev,
|
|
|
|
struct drm_file *file);
|
|
|
|
void (*close)(struct drm_device *drm_dev, struct device *dev,
|
|
|
|
struct drm_file *file);
|
2011-10-04 17:19:01 +07:00
|
|
|
};
|
|
|
|
|
2014-05-09 12:25:20 +07:00
|
|
|
/* This function would be called by non kms drivers such as g2d and ipp. */
|
2011-10-04 17:19:01 +07:00
|
|
|
int exynos_drm_subdrv_register(struct exynos_drm_subdrv *drm_subdrv);
|
|
|
|
|
2012-03-16 16:47:08 +07:00
|
|
|
/* this function removes subdrv list from exynos drm driver */
|
2011-10-04 17:19:01 +07:00
|
|
|
int exynos_drm_subdrv_unregister(struct exynos_drm_subdrv *drm_subdrv);
|
|
|
|
|
2014-05-09 12:25:20 +07:00
|
|
|
int exynos_drm_device_subdrv_probe(struct drm_device *dev);
|
|
|
|
int exynos_drm_device_subdrv_remove(struct drm_device *dev);
|
2012-03-16 16:47:09 +07:00
|
|
|
int exynos_drm_subdrv_open(struct drm_device *dev, struct drm_file *file);
|
|
|
|
void exynos_drm_subdrv_close(struct drm_device *dev, struct drm_file *file);
|
|
|
|
|
2014-03-17 19:03:56 +07:00
|
|
|
#ifdef CONFIG_DRM_EXYNOS_DPI
|
2015-08-15 22:14:08 +07:00
|
|
|
struct drm_encoder *exynos_dpi_probe(struct device *dev);
|
|
|
|
int exynos_dpi_remove(struct drm_encoder *encoder);
|
|
|
|
int exynos_dpi_bind(struct drm_device *dev, struct drm_encoder *encoder);
|
2014-03-17 19:03:56 +07:00
|
|
|
#else
|
2015-08-15 22:14:08 +07:00
|
|
|
static inline struct drm_encoder *
|
2014-06-11 13:36:23 +07:00
|
|
|
exynos_dpi_probe(struct device *dev) { return NULL; }
|
2015-08-15 22:14:08 +07:00
|
|
|
static inline int exynos_dpi_remove(struct drm_encoder *encoder)
|
2014-11-25 00:19:49 +07:00
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2015-08-06 06:24:20 +07:00
|
|
|
static inline int exynos_dpi_bind(struct drm_device *dev,
|
2015-08-15 22:14:08 +07:00
|
|
|
struct drm_encoder *encoder)
|
2015-08-06 06:24:20 +07:00
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2014-03-17 19:03:56 +07:00
|
|
|
#endif
|
|
|
|
|
2015-08-15 23:26:17 +07:00
|
|
|
int exynos_atomic_commit(struct drm_device *dev, struct drm_atomic_state *state,
|
|
|
|
bool async);
|
|
|
|
|
2014-05-09 12:25:20 +07:00
|
|
|
|
|
|
|
extern struct platform_driver fimd_driver;
|
2015-06-12 19:59:00 +07:00
|
|
|
extern struct platform_driver exynos5433_decon_driver;
|
2015-02-05 22:54:04 +07:00
|
|
|
extern struct platform_driver decon_driver;
|
2014-01-31 04:19:23 +07:00
|
|
|
extern struct platform_driver dp_driver;
|
2014-04-03 23:19:56 +07:00
|
|
|
extern struct platform_driver dsi_driver;
|
2012-03-16 16:47:08 +07:00
|
|
|
extern struct platform_driver mixer_driver;
|
2014-05-09 12:25:20 +07:00
|
|
|
extern struct platform_driver hdmi_driver;
|
2012-03-16 16:47:08 +07:00
|
|
|
extern struct platform_driver exynos_drm_common_hdmi_driver;
|
2012-03-21 08:55:26 +07:00
|
|
|
extern struct platform_driver vidi_driver;
|
2012-05-17 18:06:32 +07:00
|
|
|
extern struct platform_driver g2d_driver;
|
2012-12-14 15:58:55 +07:00
|
|
|
extern struct platform_driver fimc_driver;
|
2012-12-14 15:58:56 +07:00
|
|
|
extern struct platform_driver rotator_driver;
|
2012-12-14 15:58:57 +07:00
|
|
|
extern struct platform_driver gsc_driver;
|
drm/exynos: add ipp subsystem
This patch adds Image Post Processing(IPP) support for exynos drm driver.
IPP supports image scaler/rotator and input/output DMA operations
using IPP subsystem framework to control FIMC, Rotator and GSC hardware
and supports some user interfaces for user side.
And each IPP-based drivers support Memory to Memory operations
with various converting. And in case of FIMC hardware, it also supports
Writeback and Display output operations through local path.
Features:
- Memory to Memory operation support.
- Various pixel formats support.
- Image scaling support.
- Color Space Conversion support.
- Image crop operation support.
- Rotate operation support to 90, 180 or 270 degree.
- Flip operation support to vertical, horizontal or both.
- Writeback operation support to display blended image of FIMD fifo on screen
A summary to IPP Subsystem operations:
First of all, user should get property capabilities from IPP subsystem
and set these properties to hardware registers for desired operations.
The properties could be pixel format, position, rotation degree and
flip operation.
And next, user should set source and destination buffer data using
DRM_EXYNOS_IPP_QUEUE_BUF ioctl command with gem handles to source and
destinition buffers.
And next, user can control user-desired hardware with desired operations
such as play, stop, pause and resume controls.
And finally, user can aware of dma operation completion and also get
destination buffer that it contains user-desried result through dequeue
command.
IOCTL commands:
- DRM_EXYNOS_IPP_GET_PROPERTY
. get ipp driver capabilitis and id.
- DRM_EXYNOS_IPP_SET_PROPERTY
. set format, position, rotation, flip to source and destination buffers
- DRM_EXYNOS_IPP_QUEUE_BUF
. enqueue/dequeue buffer and make event list.
- DRM_EXYNOS_IPP_CMD_CTRL
. play/stop/pause/resume control.
Event:
- DRM_EXYNOS_IPP_EVENT
. a event to notify dma operation completion to user side.
Basic control flow:
Open -> Get properties -> User choose desired IPP sub driver(FIMC, Rotator
or GSCALER) -> Set Property -> Create gem handle -> Enqueue to source and
destination buffers -> Command control(Play) -> Event is notified to User
-> User gets destinition buffer complated -> (Enqueue to source and
destination buffers -> Event is notified to User) * N -> Queue/Dequeue to
source and destination buffers -> Command control(Stop) -> Free gem handle
-> Close
Changelog v1 ~ v5:
- added comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
2012-12-14 16:10:31 +07:00
|
|
|
extern struct platform_driver ipp_driver;
|
2015-06-12 19:59:02 +07:00
|
|
|
extern struct platform_driver mic_driver;
|
2011-10-04 17:19:01 +07:00
|
|
|
#endif
|