2019-05-30 21:57:46 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/*
|
|
|
|
* Device Tree Source for the RZ/G2[MN] HiHope sub board common parts
|
|
|
|
*
|
|
|
|
* Copyright (C) 2019 Renesas Electronics Corp.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/ {
|
|
|
|
aliases {
|
|
|
|
ethernet0 = &avb;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&avb {
|
|
|
|
pinctrl-0 = <&avb_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
phy-handle = <&phy0>;
|
|
|
|
phy-mode = "rgmii-txid";
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
phy0: ethernet-phy@0 {
|
|
|
|
rxc-skew-ps = <1500>;
|
|
|
|
reg = <0>;
|
|
|
|
interrupt-parent = <&gpio2>;
|
|
|
|
interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2019-06-07 14:13:59 +07:00
|
|
|
&pciec0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&pciec1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2019-05-30 21:57:46 +07:00
|
|
|
&pfc {
|
|
|
|
pinctrl-0 = <&scif_clk_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
avb_pins: avb {
|
|
|
|
mux {
|
|
|
|
groups = "avb_link", "avb_mdio", "avb_mii";
|
|
|
|
function = "avb";
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_mdio {
|
|
|
|
groups = "avb_mdio";
|
|
|
|
drive-strength = <24>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pins_mii_tx {
|
|
|
|
pins = "PIN_AVB_TX_CTL", "PIN_AVB_TXC", "PIN_AVB_TD0",
|
|
|
|
"PIN_AVB_TD1", "PIN_AVB_TD2", "PIN_AVB_TD3";
|
|
|
|
drive-strength = <12>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|