2019-05-27 13:55:00 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2010-06-19 11:08:12 +07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
2011-05-02 16:47:00 +07:00
|
|
|
* Copyright (C) 2011, Maarten ter Huurne <maarten@treewalker.org>
|
2010-06-19 11:08:12 +07:00
|
|
|
* JZ4740 setup code
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
2011-05-02 16:47:00 +07:00
|
|
|
#include <linux/io.h>
|
2015-05-24 22:11:19 +07:00
|
|
|
#include <linux/irqchip.h>
|
2010-06-19 11:08:12 +07:00
|
|
|
#include <linux/kernel.h>
|
2015-05-24 22:11:42 +07:00
|
|
|
#include <linux/libfdt.h>
|
2015-05-24 22:11:15 +07:00
|
|
|
#include <linux/of_fdt.h>
|
2010-06-19 11:08:12 +07:00
|
|
|
|
2011-05-02 16:47:00 +07:00
|
|
|
#include <asm/bootinfo.h>
|
2015-05-24 22:11:15 +07:00
|
|
|
#include <asm/prom.h>
|
2011-05-02 16:47:00 +07:00
|
|
|
|
2010-06-19 11:08:12 +07:00
|
|
|
#include "reset.h"
|
|
|
|
|
2019-07-26 05:02:15 +07:00
|
|
|
#define JZ4740_EMC_BASE_ADDR 0x13010000
|
2011-05-02 16:47:00 +07:00
|
|
|
|
|
|
|
#define JZ4740_EMC_SDRAM_CTRL 0x80
|
|
|
|
|
|
|
|
static void __init jz4740_detect_mem(void)
|
|
|
|
{
|
|
|
|
void __iomem *jz_emc_base;
|
|
|
|
u32 ctrl, bus, bank, rows, cols;
|
2014-11-22 06:22:09 +07:00
|
|
|
phys_addr_t size;
|
2011-05-02 16:47:00 +07:00
|
|
|
|
|
|
|
jz_emc_base = ioremap(JZ4740_EMC_BASE_ADDR, 0x100);
|
|
|
|
ctrl = readl(jz_emc_base + JZ4740_EMC_SDRAM_CTRL);
|
|
|
|
bus = 2 - ((ctrl >> 31) & 1);
|
|
|
|
bank = 1 + ((ctrl >> 19) & 1);
|
|
|
|
cols = 8 + ((ctrl >> 26) & 7);
|
|
|
|
rows = 11 + ((ctrl >> 20) & 3);
|
|
|
|
printk(KERN_DEBUG
|
|
|
|
"SDRAM preconfigured: bus:%u bank:%u rows:%u cols:%u\n",
|
|
|
|
bus, bank, rows, cols);
|
|
|
|
iounmap(jz_emc_base);
|
|
|
|
|
|
|
|
size = 1 << (bus + bank + cols + rows);
|
|
|
|
add_memory_region(0, size, BOOT_MEM_RAM);
|
|
|
|
}
|
|
|
|
|
2018-01-16 22:48:00 +07:00
|
|
|
static unsigned long __init get_board_mach_type(const void *fdt)
|
|
|
|
{
|
2019-07-30 18:30:11 +07:00
|
|
|
if (!fdt_node_check_compatible(fdt, 0, "ingenic,x1000"))
|
|
|
|
return MACH_INGENIC_X1000;
|
2018-01-16 22:48:00 +07:00
|
|
|
if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4780"))
|
|
|
|
return MACH_INGENIC_JZ4780;
|
|
|
|
if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4770"))
|
|
|
|
return MACH_INGENIC_JZ4770;
|
|
|
|
|
|
|
|
return MACH_INGENIC_JZ4740;
|
|
|
|
}
|
|
|
|
|
2010-06-19 11:08:12 +07:00
|
|
|
void __init plat_mem_setup(void)
|
|
|
|
{
|
2015-05-24 22:11:42 +07:00
|
|
|
int offset;
|
2019-02-22 05:43:10 +07:00
|
|
|
void *dtb;
|
2015-05-24 22:11:42 +07:00
|
|
|
|
2010-06-19 11:08:12 +07:00
|
|
|
jz4740_reset_init();
|
2015-05-24 22:11:42 +07:00
|
|
|
|
2019-02-22 05:43:10 +07:00
|
|
|
if (__dtb_start != __dtb_end)
|
|
|
|
dtb = __dtb_start;
|
|
|
|
else
|
|
|
|
dtb = (void *)fw_passed_dtb;
|
|
|
|
|
|
|
|
__dt_setup_arch(dtb);
|
|
|
|
|
|
|
|
offset = fdt_path_offset(dtb, "/memory");
|
2015-05-24 22:11:42 +07:00
|
|
|
if (offset < 0)
|
|
|
|
jz4740_detect_mem();
|
2018-01-16 22:48:00 +07:00
|
|
|
|
2019-02-22 05:43:10 +07:00
|
|
|
mips_machtype = get_board_mach_type(dtb);
|
2010-06-19 11:08:12 +07:00
|
|
|
}
|
|
|
|
|
2015-05-24 22:11:15 +07:00
|
|
|
void __init device_tree_init(void)
|
|
|
|
{
|
|
|
|
if (!initial_boot_params)
|
|
|
|
return;
|
|
|
|
|
|
|
|
unflatten_and_copy_device_tree();
|
|
|
|
}
|
|
|
|
|
2010-06-19 11:08:12 +07:00
|
|
|
const char *get_system_type(void)
|
|
|
|
{
|
2018-01-16 22:48:00 +07:00
|
|
|
switch (mips_machtype) {
|
2019-07-30 18:30:11 +07:00
|
|
|
case MACH_INGENIC_X1000:
|
|
|
|
return "X1000";
|
2018-01-16 22:48:00 +07:00
|
|
|
case MACH_INGENIC_JZ4780:
|
2015-05-24 22:11:46 +07:00
|
|
|
return "JZ4780";
|
2018-01-16 22:48:00 +07:00
|
|
|
case MACH_INGENIC_JZ4770:
|
|
|
|
return "JZ4770";
|
|
|
|
default:
|
|
|
|
return "JZ4740";
|
|
|
|
}
|
2010-06-19 11:08:12 +07:00
|
|
|
}
|
2015-05-24 22:11:19 +07:00
|
|
|
|
|
|
|
void __init arch_init_irq(void)
|
|
|
|
{
|
|
|
|
irqchip_init();
|
|
|
|
}
|