2008-04-17 11:28:09 +07:00
|
|
|
/*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
|
|
|
*
|
|
|
|
|
* Copyright IBM Corp. 2007
|
|
|
|
|
*
|
|
|
|
|
* Authors: Hollis Blanchard <hollisb@us.ibm.com>
|
|
|
|
|
*/
|
|
|
|
|
|
2008-04-03 03:04:40 +07:00
|
|
|
#ifndef __LINUX_KVM_POWERPC_H
|
|
|
|
|
#define __LINUX_KVM_POWERPC_H
|
|
|
|
|
|
2009-01-31 13:14:45 +07:00
|
|
|
#include <linux/types.h>
|
2008-04-17 11:28:09 +07:00
|
|
|
|
2011-06-29 07:22:41 +07:00
|
|
|
/* Select powerpc specific features in <linux/kvm.h> */
|
|
|
|
|
#define __KVM_HAVE_SPAPR_TCE
|
KVM: PPC: Allow book3s_hv guests to use SMT processor modes
This lifts the restriction that book3s_hv guests can only run one
hardware thread per core, and allows them to use up to 4 threads
per core on POWER7. The host still has to run single-threaded.
This capability is advertised to qemu through a new KVM_CAP_PPC_SMT
capability. The return value of the ioctl querying this capability
is the number of vcpus per virtual CPU core (vcore), currently 4.
To use this, the host kernel should be booted with all threads
active, and then all the secondary threads should be offlined.
This will put the secondary threads into nap mode. KVM will then
wake them from nap mode and use them for running guest code (while
they are still offline). To wake the secondary threads, we send
them an IPI using a new xics_wake_cpu() function, implemented in
arch/powerpc/sysdev/xics/icp-native.c. In other words, at this stage
we assume that the platform has a XICS interrupt controller and
we are using icp-native.c to drive it. Since the woken thread will
need to acknowledge and clear the IPI, we also export the base
physical address of the XICS registers using kvmppc_set_xics_phys()
for use in the low-level KVM book3s code.
When a vcpu is created, it is assigned to a virtual CPU core.
The vcore number is obtained by dividing the vcpu number by the
number of threads per core in the host. This number is exported
to userspace via the KVM_CAP_PPC_SMT capability. If qemu wishes
to run the guest in single-threaded mode, it should make all vcpu
numbers be multiples of the number of threads per core.
We distinguish three states of a vcpu: runnable (i.e., ready to execute
the guest), blocked (that is, idle), and busy in host. We currently
implement a policy that the vcore can run only when all its threads
are runnable or blocked. This way, if a vcpu needs to execute elsewhere
in the kernel or in qemu, it can do so without being starved of CPU
by the other vcpus.
When a vcore starts to run, it executes in the context of one of the
vcpu threads. The other vcpu threads all go to sleep and stay asleep
until something happens requiring the vcpu thread to return to qemu,
or to wake up to run the vcore (this can happen when another vcpu
thread goes from busy in host state to blocked).
It can happen that a vcpu goes from blocked to runnable state (e.g.
because of an interrupt), and the vcore it belongs to is already
running. In that case it can start to run immediately as long as
the none of the vcpus in the vcore have started to exit the guest.
We send the next free thread in the vcore an IPI to get it to start
to execute the guest. It synchronizes with the other threads via
the vcore->entry_exit_count field to make sure that it doesn't go
into the guest if the other vcpus are exiting by the time that it
is ready to actually enter the guest.
Note that there is no fixed relationship between the hardware thread
number and the vcpu number. Hardware threads are assigned to vcpus
as they become runnable, so we will always use the lower-numbered
hardware threads in preference to higher-numbered threads if not all
the vcpus in the vcore are runnable, regardless of which vcpus are
runnable.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2011-06-29 07:23:08 +07:00
|
|
|
#define __KVM_HAVE_PPC_SMT
|
2013-04-16 22:42:19 +07:00
|
|
|
#define __KVM_HAVE_IRQCHIP
|
2013-04-17 05:37:57 +07:00
|
|
|
#define __KVM_HAVE_IRQ_LINE
|
2013-07-04 13:57:47 +07:00
|
|
|
#define __KVM_HAVE_GUEST_DEBUG
|
2011-06-29 07:22:41 +07:00
|
|
|
|
2017-03-31 18:53:23 +07:00
|
|
|
/* Not always available, but if it is, this is the correct offset. */
|
|
|
|
|
#define KVM_COALESCED_MMIO_PAGE_OFFSET 1
|
|
|
|
|
|
2008-04-17 11:28:09 +07:00
|
|
|
struct kvm_regs {
|
|
|
|
|
__u64 pc;
|
|
|
|
|
__u64 cr;
|
|
|
|
|
__u64 ctr;
|
|
|
|
|
__u64 lr;
|
|
|
|
|
__u64 xer;
|
|
|
|
|
__u64 msr;
|
|
|
|
|
__u64 srr0;
|
|
|
|
|
__u64 srr1;
|
|
|
|
|
__u64 pid;
|
|
|
|
|
|
|
|
|
|
__u64 sprg0;
|
|
|
|
|
__u64 sprg1;
|
|
|
|
|
__u64 sprg2;
|
|
|
|
|
__u64 sprg3;
|
|
|
|
|
__u64 sprg4;
|
|
|
|
|
__u64 sprg5;
|
|
|
|
|
__u64 sprg6;
|
|
|
|
|
__u64 sprg7;
|
|
|
|
|
|
|
|
|
|
__u64 gpr[32];
|
|
|
|
|
};
|
|
|
|
|
|
2011-04-28 05:24:21 +07:00
|
|
|
#define KVM_SREGS_E_IMPL_NONE 0
|
|
|
|
|
#define KVM_SREGS_E_IMPL_FSL 1
|
|
|
|
|
|
|
|
|
|
#define KVM_SREGS_E_FSL_PIDn (1 << 0) /* PID1/PID2 */
|
|
|
|
|
|
2017-05-11 18:03:37 +07:00
|
|
|
/* flags for kvm_run.flags */
|
|
|
|
|
#define KVM_RUN_PPC_NMI_DISP_MASK (3 << 0)
|
|
|
|
|
#define KVM_RUN_PPC_NMI_DISP_FULLY_RECOV (1 << 0)
|
|
|
|
|
#define KVM_RUN_PPC_NMI_DISP_LIMITED_RECOV (2 << 0)
|
|
|
|
|
#define KVM_RUN_PPC_NMI_DISP_NOT_RECOV (3 << 0)
|
|
|
|
|
|
2011-04-28 05:24:21 +07:00
|
|
|
/*
|
|
|
|
|
* Feature bits indicate which sections of the sregs struct are valid,
|
|
|
|
|
* both in KVM_GET_SREGS and KVM_SET_SREGS. On KVM_SET_SREGS, registers
|
|
|
|
|
* corresponding to unset feature bits will not be modified. This allows
|
|
|
|
|
* restoring a checkpoint made without that feature, while keeping the
|
|
|
|
|
* default values of the new registers.
|
|
|
|
|
*
|
|
|
|
|
* KVM_SREGS_E_BASE contains:
|
|
|
|
|
* CSRR0/1 (refers to SRR2/3 on 40x)
|
|
|
|
|
* ESR
|
|
|
|
|
* DEAR
|
|
|
|
|
* MCSR
|
|
|
|
|
* TSR
|
|
|
|
|
* TCR
|
|
|
|
|
* DEC
|
|
|
|
|
* TB
|
|
|
|
|
* VRSAVE (USPRG0)
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_BASE (1 << 0)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* KVM_SREGS_E_ARCH206 contains:
|
|
|
|
|
*
|
|
|
|
|
* PIR
|
|
|
|
|
* MCSRR0/1
|
|
|
|
|
* DECAR
|
|
|
|
|
* IVPR
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_ARCH206 (1 << 1)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Contains EPCR, plus the upper half of 64-bit registers
|
|
|
|
|
* that are 32-bit on 32-bit implementations.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_64 (1 << 2)
|
|
|
|
|
|
|
|
|
|
#define KVM_SREGS_E_SPRG8 (1 << 3)
|
|
|
|
|
#define KVM_SREGS_E_MCIVPR (1 << 4)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* IVORs are used -- contains IVOR0-15, plus additional IVORs
|
|
|
|
|
* in combination with an appropriate feature bit.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_IVOR (1 << 5)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Contains MAS0-4, MAS6-7, TLBnCFG, MMUCFG.
|
|
|
|
|
* Also TLBnPS if MMUCFG[MAVN] = 1.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_ARCH206_MMU (1 << 6)
|
|
|
|
|
|
|
|
|
|
/* DBSR, DBCR, IAC, DAC, DVC */
|
|
|
|
|
#define KVM_SREGS_E_DEBUG (1 << 7)
|
|
|
|
|
|
|
|
|
|
/* Enhanced debug -- DSRR0/1, SPRG9 */
|
|
|
|
|
#define KVM_SREGS_E_ED (1 << 8)
|
|
|
|
|
|
|
|
|
|
/* Embedded Floating Point (SPE) -- IVOR32-34 if KVM_SREGS_E_IVOR */
|
|
|
|
|
#define KVM_SREGS_E_SPE (1 << 9)
|
|
|
|
|
|
2013-01-05 00:28:51 +07:00
|
|
|
/*
|
|
|
|
|
* DEPRECATED! USE ONE_REG FOR THIS ONE!
|
|
|
|
|
* External Proxy (EXP) -- EPR
|
|
|
|
|
*/
|
2011-04-28 05:24:21 +07:00
|
|
|
#define KVM_SREGS_EXP (1 << 10)
|
|
|
|
|
|
|
|
|
|
/* External PID (E.PD) -- EPSC/EPLC */
|
|
|
|
|
#define KVM_SREGS_E_PD (1 << 11)
|
|
|
|
|
|
|
|
|
|
/* Processor Control (E.PC) -- IVOR36-37 if KVM_SREGS_E_IVOR */
|
|
|
|
|
#define KVM_SREGS_E_PC (1 << 12)
|
|
|
|
|
|
|
|
|
|
/* Page table (E.PT) -- EPTCFG */
|
|
|
|
|
#define KVM_SREGS_E_PT (1 << 13)
|
|
|
|
|
|
|
|
|
|
/* Embedded Performance Monitor (E.PM) -- IVOR35 if KVM_SREGS_E_IVOR */
|
|
|
|
|
#define KVM_SREGS_E_PM (1 << 14)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Special updates:
|
|
|
|
|
*
|
|
|
|
|
* Some registers may change even while a vcpu is not running.
|
|
|
|
|
* To avoid losing these changes, by default these registers are
|
|
|
|
|
* not updated by KVM_SET_SREGS. To force an update, set the bit
|
|
|
|
|
* in u.e.update_special corresponding to the register to be updated.
|
|
|
|
|
*
|
|
|
|
|
* The update_special field is zero on return from KVM_GET_SREGS.
|
|
|
|
|
*
|
|
|
|
|
* When restoring a checkpoint, the caller can set update_special
|
|
|
|
|
* to 0xffffffff to ensure that everything is restored, even new features
|
|
|
|
|
* that the caller doesn't know about.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_SREGS_E_UPDATE_MCSR (1 << 0)
|
|
|
|
|
#define KVM_SREGS_E_UPDATE_TSR (1 << 1)
|
|
|
|
|
#define KVM_SREGS_E_UPDATE_DEC (1 << 2)
|
|
|
|
|
#define KVM_SREGS_E_UPDATE_DBSR (1 << 3)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* In KVM_SET_SREGS, reserved/pad fields must be left untouched from a
|
|
|
|
|
* previous KVM_GET_REGS.
|
|
|
|
|
*
|
|
|
|
|
* Unless otherwise indicated, setting any register with KVM_SET_SREGS
|
|
|
|
|
* directly sets its value. It does not trigger any special semantics such
|
|
|
|
|
* as write-one-to-clear. Calling KVM_SET_SREGS on an unmodified struct
|
|
|
|
|
* just received from KVM_GET_SREGS is always a no-op.
|
|
|
|
|
*/
|
2008-04-17 11:28:09 +07:00
|
|
|
struct kvm_sregs {
|
2009-10-30 12:47:02 +07:00
|
|
|
__u32 pvr;
|
2009-11-30 10:02:02 +07:00
|
|
|
union {
|
|
|
|
|
struct {
|
|
|
|
|
__u64 sdr1;
|
|
|
|
|
struct {
|
|
|
|
|
struct {
|
|
|
|
|
__u64 slbe;
|
|
|
|
|
__u64 slbv;
|
|
|
|
|
} slb[64];
|
|
|
|
|
} ppc64;
|
|
|
|
|
struct {
|
|
|
|
|
__u32 sr[16];
|
2011-09-19 18:24:10 +07:00
|
|
|
__u64 ibat[8];
|
|
|
|
|
__u64 dbat[8];
|
2009-11-30 10:02:02 +07:00
|
|
|
} ppc32;
|
|
|
|
|
} s;
|
2011-04-28 05:24:21 +07:00
|
|
|
struct {
|
|
|
|
|
union {
|
|
|
|
|
struct { /* KVM_SREGS_E_IMPL_FSL */
|
|
|
|
|
__u32 features; /* KVM_SREGS_E_FSL_ */
|
|
|
|
|
__u32 svr;
|
|
|
|
|
__u64 mcar;
|
|
|
|
|
__u32 hid0;
|
|
|
|
|
|
|
|
|
|
/* KVM_SREGS_E_FSL_PIDn */
|
|
|
|
|
__u32 pid1, pid2;
|
|
|
|
|
} fsl;
|
|
|
|
|
__u8 pad[256];
|
|
|
|
|
} impl;
|
|
|
|
|
|
|
|
|
|
__u32 features; /* KVM_SREGS_E_ */
|
|
|
|
|
__u32 impl_id; /* KVM_SREGS_E_IMPL_ */
|
|
|
|
|
__u32 update_special; /* KVM_SREGS_E_UPDATE_ */
|
|
|
|
|
__u32 pir; /* read-only */
|
|
|
|
|
__u64 sprg8;
|
|
|
|
|
__u64 sprg9; /* E.ED */
|
|
|
|
|
__u64 csrr0;
|
|
|
|
|
__u64 dsrr0; /* E.ED */
|
|
|
|
|
__u64 mcsrr0;
|
|
|
|
|
__u32 csrr1;
|
|
|
|
|
__u32 dsrr1; /* E.ED */
|
|
|
|
|
__u32 mcsrr1;
|
|
|
|
|
__u32 esr;
|
|
|
|
|
__u64 dear;
|
|
|
|
|
__u64 ivpr;
|
|
|
|
|
__u64 mcivpr;
|
|
|
|
|
__u64 mcsr; /* KVM_SREGS_E_UPDATE_MCSR */
|
|
|
|
|
|
|
|
|
|
__u32 tsr; /* KVM_SREGS_E_UPDATE_TSR */
|
|
|
|
|
__u32 tcr;
|
|
|
|
|
__u32 decar;
|
|
|
|
|
__u32 dec; /* KVM_SREGS_E_UPDATE_DEC */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Userspace can read TB directly, but the
|
|
|
|
|
* value reported here is consistent with "dec".
|
|
|
|
|
*
|
|
|
|
|
* Read-only.
|
|
|
|
|
*/
|
|
|
|
|
__u64 tb;
|
|
|
|
|
|
|
|
|
|
__u32 dbsr; /* KVM_SREGS_E_UPDATE_DBSR */
|
|
|
|
|
__u32 dbcr[3];
|
2012-08-09 04:17:55 +07:00
|
|
|
/*
|
|
|
|
|
* iac/dac registers are 64bit wide, while this API
|
|
|
|
|
* interface provides only lower 32 bits on 64 bit
|
|
|
|
|
* processors. ONE_REG interface is added for 64bit
|
|
|
|
|
* iac/dac registers.
|
|
|
|
|
*/
|
2011-04-28 05:24:21 +07:00
|
|
|
__u32 iac[4];
|
|
|
|
|
__u32 dac[2];
|
|
|
|
|
__u32 dvc[2];
|
|
|
|
|
__u8 num_iac; /* read-only */
|
|
|
|
|
__u8 num_dac; /* read-only */
|
|
|
|
|
__u8 num_dvc; /* read-only */
|
|
|
|
|
__u8 pad;
|
|
|
|
|
|
|
|
|
|
__u32 epr; /* EXP */
|
|
|
|
|
__u32 vrsave; /* a.k.a. USPRG0 */
|
|
|
|
|
__u32 epcr; /* KVM_SREGS_E_64 */
|
|
|
|
|
|
|
|
|
|
__u32 mas0;
|
|
|
|
|
__u32 mas1;
|
|
|
|
|
__u64 mas2;
|
|
|
|
|
__u64 mas7_3;
|
|
|
|
|
__u32 mas4;
|
|
|
|
|
__u32 mas6;
|
|
|
|
|
|
|
|
|
|
__u32 ivor_low[16]; /* IVOR0-15 */
|
|
|
|
|
__u32 ivor_high[18]; /* IVOR32+, plus room to expand */
|
|
|
|
|
|
|
|
|
|
__u32 mmucfg; /* read-only */
|
|
|
|
|
__u32 eptcfg; /* E.PT, read-only */
|
|
|
|
|
__u32 tlbcfg[4];/* read-only */
|
|
|
|
|
__u32 tlbps[4]; /* read-only */
|
|
|
|
|
|
|
|
|
|
__u32 eplc, epsc; /* E.PD */
|
|
|
|
|
} e;
|
2009-11-30 10:02:02 +07:00
|
|
|
__u8 pad[1020];
|
|
|
|
|
} u;
|
2008-04-17 11:28:09 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct kvm_fpu {
|
|
|
|
|
__u64 fpr[32];
|
|
|
|
|
};
|
2008-04-03 03:04:40 +07:00
|
|
|
|
2013-07-04 13:57:45 +07:00
|
|
|
/*
|
|
|
|
|
* Defines for h/w breakpoint, watchpoint (read, write or both) and
|
|
|
|
|
* software breakpoint.
|
|
|
|
|
* These are used as "type" in KVM_SET_GUEST_DEBUG ioctl and "status"
|
|
|
|
|
* for KVM_DEBUG_EXIT.
|
|
|
|
|
*/
|
|
|
|
|
#define KVMPPC_DEBUG_NONE 0x0
|
|
|
|
|
#define KVMPPC_DEBUG_BREAKPOINT (1UL << 1)
|
|
|
|
|
#define KVMPPC_DEBUG_WATCH_WRITE (1UL << 2)
|
|
|
|
|
#define KVMPPC_DEBUG_WATCH_READ (1UL << 3)
|
2008-12-15 19:52:10 +07:00
|
|
|
struct kvm_debug_exit_arch {
|
2013-07-04 13:57:45 +07:00
|
|
|
__u64 address;
|
|
|
|
|
/*
|
|
|
|
|
* exiting to userspace because of h/w breakpoint, watchpoint
|
|
|
|
|
* (read, write or both) and software breakpoint.
|
|
|
|
|
*/
|
|
|
|
|
__u32 status;
|
|
|
|
|
__u32 reserved;
|
2008-12-15 19:52:10 +07:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* for KVM_SET_GUEST_DEBUG */
|
|
|
|
|
struct kvm_guest_debug_arch {
|
2013-04-08 07:32:12 +07:00
|
|
|
struct {
|
|
|
|
|
/* H/W breakpoint/watchpoint address */
|
|
|
|
|
__u64 addr;
|
|
|
|
|
/*
|
|
|
|
|
* Type denotes h/w breakpoint, read watchpoint, write
|
|
|
|
|
* watchpoint or watchpoint (both read and write).
|
|
|
|
|
*/
|
|
|
|
|
__u32 type;
|
|
|
|
|
__u32 reserved;
|
|
|
|
|
} bp[16];
|
2008-12-15 19:52:10 +07:00
|
|
|
};
|
|
|
|
|
|
2013-04-08 07:32:12 +07:00
|
|
|
/* Debug related defines */
|
|
|
|
|
/*
|
|
|
|
|
* kvm_guest_debug->control is a 32 bit field. The lower 16 bits are generic
|
|
|
|
|
* and upper 16 bits are architecture specific. Architecture specific defines
|
|
|
|
|
* that ioctl is for setting hardware breakpoint or software breakpoint.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_GUESTDBG_USE_SW_BP 0x00010000
|
|
|
|
|
#define KVM_GUESTDBG_USE_HW_BP 0x00020000
|
|
|
|
|
|
2012-01-11 17:20:30 +07:00
|
|
|
/* definition of registers in kvm_run */
|
|
|
|
|
struct kvm_sync_regs {
|
|
|
|
|
};
|
|
|
|
|
|
2010-03-25 03:48:18 +07:00
|
|
|
#define KVM_INTERRUPT_SET -1U
|
|
|
|
|
#define KVM_INTERRUPT_UNSET -2U
|
2010-08-30 15:44:15 +07:00
|
|
|
#define KVM_INTERRUPT_SET_LEVEL -3U
|
2010-03-25 03:48:18 +07:00
|
|
|
|
2011-08-10 18:57:08 +07:00
|
|
|
#define KVM_CPU_440 1
|
|
|
|
|
#define KVM_CPU_E500V2 2
|
|
|
|
|
#define KVM_CPU_3S_32 3
|
|
|
|
|
#define KVM_CPU_3S_64 4
|
2011-12-20 22:34:47 +07:00
|
|
|
#define KVM_CPU_E500MC 5
|
2011-08-10 18:57:08 +07:00
|
|
|
|
2011-06-29 07:22:41 +07:00
|
|
|
/* for KVM_CAP_SPAPR_TCE */
|
|
|
|
|
struct kvm_create_spapr_tce {
|
|
|
|
|
__u64 liobn;
|
|
|
|
|
__u32 window_size;
|
|
|
|
|
};
|
|
|
|
|
|
2016-03-01 13:54:40 +07:00
|
|
|
/* for KVM_CAP_SPAPR_TCE_64 */
|
|
|
|
|
struct kvm_create_spapr_tce_64 {
|
|
|
|
|
__u64 liobn;
|
|
|
|
|
__u32 page_shift;
|
|
|
|
|
__u32 flags;
|
|
|
|
|
__u64 offset; /* in pages */
|
|
|
|
|
__u64 size; /* in pages */
|
|
|
|
|
};
|
|
|
|
|
|
KVM: PPC: Allocate RMAs (Real Mode Areas) at boot for use by guests
This adds infrastructure which will be needed to allow book3s_hv KVM to
run on older POWER processors, including PPC970, which don't support
the Virtual Real Mode Area (VRMA) facility, but only the Real Mode
Offset (RMO) facility. These processors require a physically
contiguous, aligned area of memory for each guest. When the guest does
an access in real mode (MMU off), the address is compared against a
limit value, and if it is lower, the address is ORed with an offset
value (from the Real Mode Offset Register (RMOR)) and the result becomes
the real address for the access. The size of the RMA has to be one of
a set of supported values, which usually includes 64MB, 128MB, 256MB
and some larger powers of 2.
Since we are unlikely to be able to allocate 64MB or more of physically
contiguous memory after the kernel has been running for a while, we
allocate a pool of RMAs at boot time using the bootmem allocator. The
size and number of the RMAs can be set using the kvm_rma_size=xx and
kvm_rma_count=xx kernel command line options.
KVM exports a new capability, KVM_CAP_PPC_RMA, to signal the availability
of the pool of preallocated RMAs. The capability value is 1 if the
processor can use an RMA but doesn't require one (because it supports
the VRMA facility), or 2 if the processor requires an RMA for each guest.
This adds a new ioctl, KVM_ALLOCATE_RMA, which allocates an RMA from the
pool and returns a file descriptor which can be used to map the RMA. It
also returns the size of the RMA in the argument structure.
Having an RMA means we will get multiple KMV_SET_USER_MEMORY_REGION
ioctl calls from userspace. To cope with this, we now preallocate the
kvm->arch.ram_pginfo array when the VM is created with a size sufficient
for up to 64GB of guest memory. Subsequently we will get rid of this
array and use memory associated with each memslot instead.
This moves most of the code that translates the user addresses into
host pfns (page frame numbers) out of kvmppc_prepare_vrma up one level
to kvmppc_core_prepare_memory_region. Also, instead of having to look
up the VMA for each page in order to check the page size, we now check
that the pages we get are compound pages of 16MB. However, if we are
adding memory that is mapped to an RMA, we don't bother with calling
get_user_pages_fast and instead just offset from the base pfn for the
RMA.
Typically the RMA gets added after vcpus are created, which makes it
inconvenient to have the LPCR (logical partition control register) value
in the vcpu->arch struct, since the LPCR controls whether the processor
uses RMA or VRMA for the guest. This moves the LPCR value into the
kvm->arch struct and arranges for the MER (mediated external request)
bit, which is the only bit that varies between vcpus, to be set in
assembly code when going into the guest if there is a pending external
interrupt request.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2011-06-29 07:25:44 +07:00
|
|
|
/* for KVM_ALLOCATE_RMA */
|
|
|
|
|
struct kvm_allocate_rma {
|
|
|
|
|
__u64 rma_size;
|
|
|
|
|
};
|
|
|
|
|
|
2013-04-18 03:30:00 +07:00
|
|
|
/* for KVM_CAP_PPC_RTAS */
|
|
|
|
|
struct kvm_rtas_token_args {
|
|
|
|
|
char name[120];
|
|
|
|
|
__u64 token; /* Use a token of 0 to undefine a mapping */
|
|
|
|
|
};
|
|
|
|
|
|
2011-08-19 03:25:21 +07:00
|
|
|
struct kvm_book3e_206_tlb_entry {
|
|
|
|
|
__u32 mas8;
|
|
|
|
|
__u32 mas1;
|
|
|
|
|
__u64 mas2;
|
|
|
|
|
__u64 mas7_3;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct kvm_book3e_206_tlb_params {
|
|
|
|
|
/*
|
|
|
|
|
* For mmu types KVM_MMU_FSL_BOOKE_NOHV and KVM_MMU_FSL_BOOKE_HV:
|
|
|
|
|
*
|
|
|
|
|
* - The number of ways of TLB0 must be a power of two between 2 and
|
|
|
|
|
* 16.
|
|
|
|
|
* - TLB1 must be fully associative.
|
|
|
|
|
* - The size of TLB0 must be a multiple of the number of ways, and
|
|
|
|
|
* the number of sets must be a power of two.
|
|
|
|
|
* - The size of TLB1 may not exceed 64 entries.
|
|
|
|
|
* - TLB0 supports 4 KiB pages.
|
|
|
|
|
* - The page sizes supported by TLB1 are as indicated by
|
|
|
|
|
* TLB1CFG (if MMUCFG[MAVN] = 0) or TLB1PS (if MMUCFG[MAVN] = 1)
|
|
|
|
|
* as returned by KVM_GET_SREGS.
|
|
|
|
|
* - TLB2 and TLB3 are reserved, and their entries in tlb_sizes[]
|
|
|
|
|
* and tlb_ways[] must be zero.
|
|
|
|
|
*
|
|
|
|
|
* tlb_ways[n] = tlb_sizes[n] means the array is fully associative.
|
|
|
|
|
*
|
|
|
|
|
* KVM will adjust TLBnCFG based on the sizes configured here,
|
|
|
|
|
* though arrays greater than 2048 entries will have TLBnCFG[NENTRY]
|
|
|
|
|
* set to zero.
|
|
|
|
|
*/
|
|
|
|
|
__u32 tlb_sizes[4];
|
|
|
|
|
__u32 tlb_ways[4];
|
|
|
|
|
__u32 reserved[8];
|
|
|
|
|
};
|
|
|
|
|
|
KVM: PPC: Book3S HV: Provide a method for userspace to read and write the HPT
A new ioctl, KVM_PPC_GET_HTAB_FD, returns a file descriptor. Reads on
this fd return the contents of the HPT (hashed page table), writes
create and/or remove entries in the HPT. There is a new capability,
KVM_CAP_PPC_HTAB_FD, to indicate the presence of the ioctl. The ioctl
takes an argument structure with the index of the first HPT entry to
read out and a set of flags. The flags indicate whether the user is
intending to read or write the HPT, and whether to return all entries
or only the "bolted" entries (those with the bolted bit, 0x10, set in
the first doubleword).
This is intended for use in implementing qemu's savevm/loadvm and for
live migration. Therefore, on reads, the first pass returns information
about all HPTEs (or all bolted HPTEs). When the first pass reaches the
end of the HPT, it returns from the read. Subsequent reads only return
information about HPTEs that have changed since they were last read.
A read that finds no changed HPTEs in the HPT following where the last
read finished will return 0 bytes.
The format of the data provides a simple run-length compression of the
invalid entries. Each block of data starts with a header that indicates
the index (position in the HPT, which is just an array), the number of
valid entries starting at that index (may be zero), and the number of
invalid entries following those valid entries. The valid entries, 16
bytes each, follow the header. The invalid entries are not explicitly
represented.
Signed-off-by: Paul Mackerras <paulus@samba.org>
[agraf: fix documentation]
Signed-off-by: Alexander Graf <agraf@suse.de>
2012-11-20 05:57:20 +07:00
|
|
|
/* For KVM_PPC_GET_HTAB_FD */
|
|
|
|
|
struct kvm_get_htab_fd {
|
|
|
|
|
__u64 flags;
|
|
|
|
|
__u64 start_index;
|
|
|
|
|
__u64 reserved[2];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Values for kvm_get_htab_fd.flags */
|
|
|
|
|
#define KVM_GET_HTAB_BOLTED_ONLY ((__u64)0x1)
|
|
|
|
|
#define KVM_GET_HTAB_WRITE ((__u64)0x2)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Data read on the file descriptor is formatted as a series of
|
|
|
|
|
* records, each consisting of a header followed by a series of
|
|
|
|
|
* `n_valid' HPTEs (16 bytes each), which are all valid. Following
|
|
|
|
|
* those valid HPTEs there are `n_invalid' invalid HPTEs, which
|
|
|
|
|
* are not represented explicitly in the stream. The same format
|
|
|
|
|
* is used for writing.
|
|
|
|
|
*/
|
|
|
|
|
struct kvm_get_htab_header {
|
|
|
|
|
__u32 index;
|
|
|
|
|
__u16 n_valid;
|
|
|
|
|
__u16 n_invalid;
|
|
|
|
|
};
|
|
|
|
|
|
2017-01-30 17:21:41 +07:00
|
|
|
/* For KVM_PPC_CONFIGURE_V3_MMU */
|
|
|
|
|
struct kvm_ppc_mmuv3_cfg {
|
|
|
|
|
__u64 flags;
|
|
|
|
|
__u64 process_table; /* second doubleword of partition table entry */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Flag values for KVM_PPC_CONFIGURE_V3_MMU */
|
|
|
|
|
#define KVM_PPC_MMUV3_RADIX 1 /* 1 = radix mode, 0 = HPT */
|
|
|
|
|
#define KVM_PPC_MMUV3_GTSE 2 /* global translation shootdown enb. */
|
|
|
|
|
|
|
|
|
|
/* For KVM_PPC_GET_RMMU_INFO */
|
|
|
|
|
struct kvm_ppc_rmmu_info {
|
|
|
|
|
struct kvm_ppc_radix_geom {
|
|
|
|
|
__u8 page_shift;
|
|
|
|
|
__u8 level_bits[4];
|
|
|
|
|
__u8 pad[3];
|
|
|
|
|
} geometries[8];
|
|
|
|
|
__u32 ap_encodings[8];
|
|
|
|
|
};
|
|
|
|
|
|
2013-04-18 03:32:26 +07:00
|
|
|
/* Per-vcpu XICS interrupt controller state */
|
|
|
|
|
#define KVM_REG_PPC_ICP_STATE (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8c)
|
|
|
|
|
|
|
|
|
|
#define KVM_REG_PPC_ICP_CPPR_SHIFT 56 /* current proc priority */
|
|
|
|
|
#define KVM_REG_PPC_ICP_CPPR_MASK 0xff
|
|
|
|
|
#define KVM_REG_PPC_ICP_XISR_SHIFT 32 /* interrupt status field */
|
|
|
|
|
#define KVM_REG_PPC_ICP_XISR_MASK 0xffffff
|
|
|
|
|
#define KVM_REG_PPC_ICP_MFRR_SHIFT 24 /* pending IPI priority */
|
|
|
|
|
#define KVM_REG_PPC_ICP_MFRR_MASK 0xff
|
|
|
|
|
#define KVM_REG_PPC_ICP_PPRI_SHIFT 16 /* pending irq priority */
|
|
|
|
|
#define KVM_REG_PPC_ICP_PPRI_MASK 0xff
|
|
|
|
|
|
2013-04-12 21:08:46 +07:00
|
|
|
/* Device control API: PPC-specific devices */
|
|
|
|
|
#define KVM_DEV_MPIC_GRP_MISC 1
|
|
|
|
|
#define KVM_DEV_MPIC_BASE_ADDR 0 /* 64-bit */
|
|
|
|
|
|
|
|
|
|
#define KVM_DEV_MPIC_GRP_REGISTER 2 /* 32-bit */
|
|
|
|
|
#define KVM_DEV_MPIC_GRP_IRQ_ACTIVE 3 /* 32-bit */
|
|
|
|
|
|
|
|
|
|
/* One-Reg API: PPC-specific registers */
|
2011-09-15 02:45:23 +07:00
|
|
|
#define KVM_REG_PPC_HIOR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x1)
|
2012-08-09 04:17:55 +07:00
|
|
|
#define KVM_REG_PPC_IAC1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x2)
|
|
|
|
|
#define KVM_REG_PPC_IAC2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3)
|
|
|
|
|
#define KVM_REG_PPC_IAC3 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x4)
|
|
|
|
|
#define KVM_REG_PPC_IAC4 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x5)
|
|
|
|
|
#define KVM_REG_PPC_DAC1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x6)
|
|
|
|
|
#define KVM_REG_PPC_DAC2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x7)
|
2012-09-26 03:31:56 +07:00
|
|
|
#define KVM_REG_PPC_DABR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8)
|
|
|
|
|
#define KVM_REG_PPC_DSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9)
|
|
|
|
|
#define KVM_REG_PPC_PURR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa)
|
|
|
|
|
#define KVM_REG_PPC_SPURR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb)
|
|
|
|
|
#define KVM_REG_PPC_DAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc)
|
|
|
|
|
#define KVM_REG_PPC_DSISR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xd)
|
|
|
|
|
#define KVM_REG_PPC_AMR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xe)
|
|
|
|
|
#define KVM_REG_PPC_UAMOR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xf)
|
|
|
|
|
|
|
|
|
|
#define KVM_REG_PPC_MMCR0 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x10)
|
|
|
|
|
#define KVM_REG_PPC_MMCR1 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x11)
|
|
|
|
|
#define KVM_REG_PPC_MMCRA (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x12)
|
2013-09-03 08:13:12 +07:00
|
|
|
#define KVM_REG_PPC_MMCR2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x13)
|
|
|
|
|
#define KVM_REG_PPC_MMCRS (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x14)
|
|
|
|
|
#define KVM_REG_PPC_SIAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x15)
|
|
|
|
|
#define KVM_REG_PPC_SDAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x16)
|
|
|
|
|
#define KVM_REG_PPC_SIER (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x17)
|
2012-09-26 03:31:56 +07:00
|
|
|
|
|
|
|
|
#define KVM_REG_PPC_PMC1 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x18)
|
|
|
|
|
#define KVM_REG_PPC_PMC2 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x19)
|
|
|
|
|
#define KVM_REG_PPC_PMC3 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1a)
|
|
|
|
|
#define KVM_REG_PPC_PMC4 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1b)
|
|
|
|
|
#define KVM_REG_PPC_PMC5 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1c)
|
|
|
|
|
#define KVM_REG_PPC_PMC6 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1d)
|
|
|
|
|
#define KVM_REG_PPC_PMC7 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1e)
|
|
|
|
|
#define KVM_REG_PPC_PMC8 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1f)
|
2011-09-15 02:45:23 +07:00
|
|
|
|
2012-09-26 03:32:30 +07:00
|
|
|
/* 32 floating-point registers */
|
|
|
|
|
#define KVM_REG_PPC_FPR0 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x20)
|
|
|
|
|
#define KVM_REG_PPC_FPR(n) (KVM_REG_PPC_FPR0 + (n))
|
|
|
|
|
#define KVM_REG_PPC_FPR31 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3f)
|
|
|
|
|
|
|
|
|
|
/* 32 VMX/Altivec vector registers */
|
|
|
|
|
#define KVM_REG_PPC_VR0 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x40)
|
|
|
|
|
#define KVM_REG_PPC_VR(n) (KVM_REG_PPC_VR0 + (n))
|
|
|
|
|
#define KVM_REG_PPC_VR31 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x5f)
|
|
|
|
|
|
|
|
|
|
/* 32 double-width FP registers for VSX */
|
|
|
|
|
/* High-order halves overlap with FP regs */
|
|
|
|
|
#define KVM_REG_PPC_VSR0 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x60)
|
|
|
|
|
#define KVM_REG_PPC_VSR(n) (KVM_REG_PPC_VSR0 + (n))
|
|
|
|
|
#define KVM_REG_PPC_VSR31 (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x7f)
|
|
|
|
|
|
|
|
|
|
/* FP and vector status/control registers */
|
|
|
|
|
#define KVM_REG_PPC_FPSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x80)
|
2014-08-20 20:36:25 +07:00
|
|
|
/*
|
|
|
|
|
* VSCR register is documented as a 32-bit register in the ISA, but it can
|
|
|
|
|
* only be accesses via a vector register. Expose VSCR as a 32-bit register
|
|
|
|
|
* even though the kernel represents it as a 128-bit vector.
|
|
|
|
|
*/
|
2012-09-26 03:32:30 +07:00
|
|
|
#define KVM_REG_PPC_VSCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x81)
|
|
|
|
|
|
2012-09-26 03:33:06 +07:00
|
|
|
/* Virtual processor areas */
|
|
|
|
|
/* For SLB & DTL, address in high (first) half, length in low half */
|
|
|
|
|
#define KVM_REG_PPC_VPA_ADDR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x82)
|
|
|
|
|
#define KVM_REG_PPC_VPA_SLB (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x83)
|
|
|
|
|
#define KVM_REG_PPC_VPA_DTL (KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x84)
|
|
|
|
|
|
2012-10-11 13:13:29 +07:00
|
|
|
#define KVM_REG_PPC_EPCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x85)
|
2013-01-05 00:28:51 +07:00
|
|
|
#define KVM_REG_PPC_EPR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x86)
|
2012-10-11 13:13:29 +07:00
|
|
|
|
2013-02-25 01:57:12 +07:00
|
|
|
/* Timer Status Register OR/CLEAR interface */
|
|
|
|
|
#define KVM_REG_PPC_OR_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x87)
|
|
|
|
|
#define KVM_REG_PPC_CLEAR_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x88)
|
|
|
|
|
#define KVM_REG_PPC_TCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x89)
|
|
|
|
|
#define KVM_REG_PPC_TSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8a)
|
2013-03-21 03:24:58 +07:00
|
|
|
|
|
|
|
|
/* Debugging: Special instruction for software breakpoint */
|
|
|
|
|
#define KVM_REG_PPC_DEBUG_INST (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8b)
|
|
|
|
|
|
2013-04-11 07:03:08 +07:00
|
|
|
/* MMU registers */
|
|
|
|
|
#define KVM_REG_PPC_MAS0 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8c)
|
|
|
|
|
#define KVM_REG_PPC_MAS1 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8d)
|
|
|
|
|
#define KVM_REG_PPC_MAS2 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8e)
|
|
|
|
|
#define KVM_REG_PPC_MAS7_3 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8f)
|
|
|
|
|
#define KVM_REG_PPC_MAS4 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x90)
|
|
|
|
|
#define KVM_REG_PPC_MAS6 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x91)
|
|
|
|
|
#define KVM_REG_PPC_MMUCFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x92)
|
|
|
|
|
/*
|
|
|
|
|
* TLBnCFG fields TLBnCFG_N_ENTRY and TLBnCFG_ASSOC can be changed only using
|
|
|
|
|
* KVM_CAP_SW_TLB ioctl
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_REG_PPC_TLB0CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x93)
|
|
|
|
|
#define KVM_REG_PPC_TLB1CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x94)
|
|
|
|
|
#define KVM_REG_PPC_TLB2CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x95)
|
|
|
|
|
#define KVM_REG_PPC_TLB3CFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x96)
|
2013-04-11 07:03:10 +07:00
|
|
|
#define KVM_REG_PPC_TLB0PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x97)
|
|
|
|
|
#define KVM_REG_PPC_TLB1PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x98)
|
|
|
|
|
#define KVM_REG_PPC_TLB2PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x99)
|
|
|
|
|
#define KVM_REG_PPC_TLB3PS (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9a)
|
2013-04-11 07:03:11 +07:00
|
|
|
#define KVM_REG_PPC_EPTCFG (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9b)
|
2013-04-11 07:03:08 +07:00
|
|
|
|
KVM: PPC: Book3S HV: Implement timebase offset for guests
This allows guests to have a different timebase origin from the host.
This is needed for migration, where a guest can migrate from one host
to another and the two hosts might have a different timebase origin.
However, the timebase seen by the guest must not go backwards, and
should go forwards only by a small amount corresponding to the time
taken for the migration.
Therefore this provides a new per-vcpu value accessed via the one_reg
interface using the new KVM_REG_PPC_TB_OFFSET identifier. This value
defaults to 0 and is not modified by KVM. On entering the guest, this
value is added onto the timebase, and on exiting the guest, it is
subtracted from the timebase.
This is only supported for recent POWER hardware which has the TBU40
(timebase upper 40 bits) register. Writing to the TBU40 register only
alters the upper 40 bits of the timebase, leaving the lower 24 bits
unchanged. This provides a way to modify the timebase for guest
migration without disturbing the synchronization of the timebase
registers across CPU cores. The kernel rounds up the value given
to a multiple of 2^24.
Timebase values stored in KVM structures (struct kvm_vcpu, struct
kvmppc_vcore, etc.) are stored as host timebase values. The timebase
values in the dispatch trace log need to be guest timebase values,
however, since that is read directly by the guest. This moves the
setting of vcpu->arch.dec_expires on guest exit to a point after we
have restored the host timebase so that vcpu->arch.dec_expires is a
host timebase value.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2013-09-06 10:17:46 +07:00
|
|
|
/* Timebase offset */
|
|
|
|
|
#define KVM_REG_PPC_TB_OFFSET (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9c)
|
|
|
|
|
|
2013-09-03 08:13:12 +07:00
|
|
|
/* POWER8 registers */
|
|
|
|
|
#define KVM_REG_PPC_SPMC1 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9d)
|
|
|
|
|
#define KVM_REG_PPC_SPMC2 (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9e)
|
|
|
|
|
#define KVM_REG_PPC_IAMR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9f)
|
|
|
|
|
#define KVM_REG_PPC_TFHAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa0)
|
|
|
|
|
#define KVM_REG_PPC_TFIAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa1)
|
|
|
|
|
#define KVM_REG_PPC_TEXASR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa2)
|
|
|
|
|
#define KVM_REG_PPC_FSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa3)
|
|
|
|
|
#define KVM_REG_PPC_PSPB (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xa4)
|
|
|
|
|
#define KVM_REG_PPC_EBBHR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa5)
|
|
|
|
|
#define KVM_REG_PPC_EBBRR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa6)
|
|
|
|
|
#define KVM_REG_PPC_BESCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa7)
|
|
|
|
|
#define KVM_REG_PPC_TAR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa8)
|
|
|
|
|
#define KVM_REG_PPC_DPDES (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa9)
|
|
|
|
|
#define KVM_REG_PPC_DAWR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xaa)
|
|
|
|
|
#define KVM_REG_PPC_DAWRX (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xab)
|
|
|
|
|
#define KVM_REG_PPC_CIABR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xac)
|
|
|
|
|
#define KVM_REG_PPC_IC (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xad)
|
|
|
|
|
#define KVM_REG_PPC_VTB (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xae)
|
|
|
|
|
#define KVM_REG_PPC_CSIGR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xaf)
|
|
|
|
|
#define KVM_REG_PPC_TACR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb0)
|
|
|
|
|
#define KVM_REG_PPC_TCSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb1)
|
|
|
|
|
#define KVM_REG_PPC_PID (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb2)
|
|
|
|
|
#define KVM_REG_PPC_ACOP (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb3)
|
|
|
|
|
|
2013-09-06 10:18:32 +07:00
|
|
|
#define KVM_REG_PPC_VRSAVE (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb4)
|
2013-09-20 11:52:38 +07:00
|
|
|
#define KVM_REG_PPC_LPCR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb5)
|
2014-07-19 14:59:34 +07:00
|
|
|
#define KVM_REG_PPC_LPCR_64 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb5)
|
2013-09-20 11:52:39 +07:00
|
|
|
#define KVM_REG_PPC_PPR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb6)
|
2013-09-06 10:18:32 +07:00
|
|
|
|
2013-09-21 11:35:02 +07:00
|
|
|
/* Architecture compatibility level */
|
|
|
|
|
#define KVM_REG_PPC_ARCH_COMPAT (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb7)
|
|
|
|
|
|
KVM: PPC: Book3S HV: Add support for DABRX register on POWER7
The DABRX (DABR extension) register on POWER7 processors provides finer
control over which accesses cause a data breakpoint interrupt. It
contains 3 bits which indicate whether to enable accesses in user,
kernel and hypervisor modes respectively to cause data breakpoint
interrupts, plus one bit that enables both real mode and virtual mode
accesses to cause interrupts. Currently, KVM sets DABRX to allow
both kernel and user accesses to cause interrupts while in the guest.
This adds support for the guest to specify other values for DABRX.
PAPR defines a H_SET_XDABR hcall to allow the guest to set both DABR
and DABRX with one call. This adds a real-mode implementation of
H_SET_XDABR, which shares most of its code with the existing H_SET_DABR
implementation. To support this, we add a per-vcpu field to store the
DABRX value plus code to get and set it via the ONE_REG interface.
For Linux guests to use this new hcall, userspace needs to add
"hcall-xdabr" to the set of strings in the /chosen/hypertas-functions
property in the device tree. If userspace does this and then migrates
the guest to a host where the kernel doesn't include this patch, then
userspace will need to implement H_SET_XDABR by writing the specified
DABR value to the DABR using the ONE_REG interface. In that case, the
old kernel will set DABRX to DABRX_USER | DABRX_KERNEL. That should
still work correctly, at least for Linux guests, since Linux guests
cope with getting data breakpoint interrupts in modes that weren't
requested by just ignoring the interrupt, and Linux guests never set
DABRX_BTI.
The other thing this does is to make H_SET_DABR and H_SET_XDABR work
on POWER8, which has the DAWR and DAWRX instead of DABR/X. Guests that
know about POWER8 should use H_SET_MODE rather than H_SET_[X]DABR, but
guests running in POWER7 compatibility mode will still use H_SET_[X]DABR.
For them, this adds the logic to convert DABR/X values into DAWR/X values
on POWER8.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-01-08 17:25:29 +07:00
|
|
|
#define KVM_REG_PPC_DABRX (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb8)
|
2014-05-26 16:48:35 +07:00
|
|
|
#define KVM_REG_PPC_WORT (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb9)
|
2014-07-25 12:51:08 +07:00
|
|
|
#define KVM_REG_PPC_SPRG9 (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xba)
|
2014-08-06 13:38:56 +07:00
|
|
|
#define KVM_REG_PPC_DBSR (KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xbb)
|
KVM: PPC: Book3S HV: Add support for DABRX register on POWER7
The DABRX (DABR extension) register on POWER7 processors provides finer
control over which accesses cause a data breakpoint interrupt. It
contains 3 bits which indicate whether to enable accesses in user,
kernel and hypervisor modes respectively to cause data breakpoint
interrupts, plus one bit that enables both real mode and virtual mode
accesses to cause interrupts. Currently, KVM sets DABRX to allow
both kernel and user accesses to cause interrupts while in the guest.
This adds support for the guest to specify other values for DABRX.
PAPR defines a H_SET_XDABR hcall to allow the guest to set both DABR
and DABRX with one call. This adds a real-mode implementation of
H_SET_XDABR, which shares most of its code with the existing H_SET_DABR
implementation. To support this, we add a per-vcpu field to store the
DABRX value plus code to get and set it via the ONE_REG interface.
For Linux guests to use this new hcall, userspace needs to add
"hcall-xdabr" to the set of strings in the /chosen/hypertas-functions
property in the device tree. If userspace does this and then migrates
the guest to a host where the kernel doesn't include this patch, then
userspace will need to implement H_SET_XDABR by writing the specified
DABR value to the DABR using the ONE_REG interface. In that case, the
old kernel will set DABRX to DABRX_USER | DABRX_KERNEL. That should
still work correctly, at least for Linux guests, since Linux guests
cope with getting data breakpoint interrupts in modes that weren't
requested by just ignoring the interrupt, and Linux guests never set
DABRX_BTI.
The other thing this does is to make H_SET_DABR and H_SET_XDABR work
on POWER8, which has the DAWR and DAWRX instead of DABR/X. Guests that
know about POWER8 should use H_SET_MODE rather than H_SET_[X]DABR, but
guests running in POWER7 compatibility mode will still use H_SET_[X]DABR.
For them, this adds the logic to convert DABR/X values into DAWR/X values
on POWER8.
Signed-off-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-01-08 17:25:29 +07:00
|
|
|
|
2016-11-18 09:11:42 +07:00
|
|
|
/* POWER9 registers */
|
|
|
|
|
#define KVM_REG_PPC_TIDR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xbc)
|
|
|
|
|
#define KVM_REG_PPC_PSSCR (KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xbd)
|
|
|
|
|
|
2013-09-03 08:13:12 +07:00
|
|
|
/* Transactional Memory checkpointed state:
|
|
|
|
|
* This is all GPRs, all VSX regs and a subset of SPRs
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_REG_PPC_TM (KVM_REG_PPC | 0x80000000)
|
|
|
|
|
/* TM GPRs */
|
|
|
|
|
#define KVM_REG_PPC_TM_GPR0 (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0)
|
|
|
|
|
#define KVM_REG_PPC_TM_GPR(n) (KVM_REG_PPC_TM_GPR0 + (n))
|
|
|
|
|
#define KVM_REG_PPC_TM_GPR31 (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x1f)
|
|
|
|
|
/* TM VSX */
|
|
|
|
|
#define KVM_REG_PPC_TM_VSR0 (KVM_REG_PPC_TM | KVM_REG_SIZE_U128 | 0x20)
|
|
|
|
|
#define KVM_REG_PPC_TM_VSR(n) (KVM_REG_PPC_TM_VSR0 + (n))
|
|
|
|
|
#define KVM_REG_PPC_TM_VSR63 (KVM_REG_PPC_TM | KVM_REG_SIZE_U128 | 0x5f)
|
|
|
|
|
/* TM SPRS */
|
|
|
|
|
#define KVM_REG_PPC_TM_CR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x60)
|
|
|
|
|
#define KVM_REG_PPC_TM_LR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x61)
|
|
|
|
|
#define KVM_REG_PPC_TM_CTR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x62)
|
|
|
|
|
#define KVM_REG_PPC_TM_FPSCR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x63)
|
|
|
|
|
#define KVM_REG_PPC_TM_AMR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x64)
|
|
|
|
|
#define KVM_REG_PPC_TM_PPR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x65)
|
|
|
|
|
#define KVM_REG_PPC_TM_VRSAVE (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x66)
|
|
|
|
|
#define KVM_REG_PPC_TM_VSCR (KVM_REG_PPC_TM | KVM_REG_SIZE_U32 | 0x67)
|
|
|
|
|
#define KVM_REG_PPC_TM_DSCR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x68)
|
|
|
|
|
#define KVM_REG_PPC_TM_TAR (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x69)
|
2016-11-07 11:09:58 +07:00
|
|
|
#define KVM_REG_PPC_TM_XER (KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x6a)
|
2013-09-03 08:13:12 +07:00
|
|
|
|
2013-04-27 07:28:37 +07:00
|
|
|
/* PPC64 eXternal Interrupt Controller Specification */
|
|
|
|
|
#define KVM_DEV_XICS_GRP_SOURCES 1 /* 64-bit source attributes */
|
|
|
|
|
|
|
|
|
|
/* Layout of 64-bit source attribute values */
|
|
|
|
|
#define KVM_XICS_DESTINATION_SHIFT 0
|
|
|
|
|
#define KVM_XICS_DESTINATION_MASK 0xffffffffULL
|
|
|
|
|
#define KVM_XICS_PRIORITY_SHIFT 32
|
|
|
|
|
#define KVM_XICS_PRIORITY_MASK 0xff
|
|
|
|
|
#define KVM_XICS_LEVEL_SENSITIVE (1ULL << 40)
|
|
|
|
|
#define KVM_XICS_MASKED (1ULL << 41)
|
|
|
|
|
#define KVM_XICS_PENDING (1ULL << 42)
|
KVM: PPC: Book 3S: XICS: Implement ICS P/Q states
This patch implements P(Presented)/Q(Queued) states for ICS irqs.
When the interrupt is presented, set P. Present if P was not set.
If P is already set, don't present again, set Q.
When the interrupt is EOI'ed, move Q into P (and clear Q). If it is
set, re-present.
The asserted flag used by LSI is also incorporated into the P bit.
When the irq state is saved, P/Q bits are also saved, they need some
qemu modifications to be recognized and passed around to be restored.
KVM_XICS_PENDING bit set and saved should also indicate
KVM_XICS_PRESENTED bit set and saved. But it is possible some old
code doesn't have/recognize the P bit, so when we restore, we set P
for PENDING bit, too.
The idea and much of the code come from Ben.
Signed-off-by: Li Zhong <zhong@linux.vnet.ibm.com>
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
2016-11-11 11:57:35 +07:00
|
|
|
#define KVM_XICS_PRESENTED (1ULL << 43)
|
|
|
|
|
#define KVM_XICS_QUEUED (1ULL << 44)
|
2013-04-27 07:28:37 +07:00
|
|
|
|
2008-04-17 11:28:09 +07:00
|
|
|
#endif /* __LINUX_KVM_POWERPC_H */
|