2019-05-29 00:10:04 +07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2012-10-25 23:41:39 +07:00
|
|
|
/*
|
|
|
|
* Copyright 2010-2011 Calxeda, Inc.
|
|
|
|
* Copyright 2012 Pavel Machek <pavel@denx.de>
|
|
|
|
* Based on platsmp.c, Copyright (C) 2002 ARM Ltd.
|
|
|
|
* Copyright (C) 2012 Altera Corporation
|
|
|
|
*/
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/smp.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_address.h>
|
|
|
|
|
|
|
|
#include <asm/cacheflush.h>
|
|
|
|
#include <asm/smp_scu.h>
|
|
|
|
#include <asm/smp_plat.h>
|
|
|
|
|
|
|
|
#include "core.h"
|
|
|
|
|
2013-06-18 02:43:14 +07:00
|
|
|
static int socfpga_boot_secondary(unsigned int cpu, struct task_struct *idle)
|
2012-10-25 23:41:39 +07:00
|
|
|
{
|
|
|
|
int trampoline_size = &secondary_trampoline_end - &secondary_trampoline;
|
|
|
|
|
arm: socfpga: fix fetching cpu1start_addr for SMP
When CPU1 is brought out of reset, it's MMU is not turned on yet, so it will
only be able to use physical addresses. For systems with that have the
MMU page configured for 0xC0000000, 0x80000000, or 0x40000000
"BIC 0x40000000" will work just fine, as it was just converting the
virtual address of &cpu1start_addr into a physical address, ie. 0xC0000000
became 0x80000000. So for systems where the SDRAM controller was able to do a
wrap-around access, this was working fine, as it was just dropping the MSB,
but for systems where out of bounds memory access is not allowed, this would
not allow CPU1 to correctly fetch &cpu1start_addr.
This patch fixes the secondary_trampoline code to correctly fetch the
physical address of cpu1start_addr directly. The patch will subtract the
correct PAGE_OFFSET from &cpu1start_addr. And since on this platform, the
physical memory will always start at 0x0, subtracting PAGE_OFFSET from
&cpu1start_addr will allow CPU1 to correctly fetch the value of cpu1start_addr.
While at it, change the name of cpu1start_addr to socfpga_cpu1start_addr
to avoid any future naming collisions for multiplatform image.
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
---
v4: Updated commit log to correctly lay out the usage of PAGE_OFFSET and
add comments to the same effect.
v3: Used PAGE_OFFSET to get the physical address
v2: Correctly get the physical address instead of just a BIC hack.
2014-10-01 17:44:48 +07:00
|
|
|
if (socfpga_cpu1start_addr) {
|
2014-10-15 02:33:38 +07:00
|
|
|
/* This will put CPU #1 into reset. */
|
|
|
|
writel(RSTMGR_MPUMODRST_CPU1,
|
|
|
|
rst_manager_base_addr + SOCFPGA_RSTMGR_MODMPURST);
|
|
|
|
|
2013-02-12 06:30:33 +07:00
|
|
|
memcpy(phys_to_virt(0), &secondary_trampoline, trampoline_size);
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2017-01-15 09:59:29 +07:00
|
|
|
writel(__pa_symbol(secondary_startup),
|
2014-10-15 02:33:38 +07:00
|
|
|
sys_manager_base_addr + (socfpga_cpu1start_addr & 0x000000ff));
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2013-02-12 06:30:33 +07:00
|
|
|
flush_cache_all();
|
|
|
|
smp_wmb();
|
|
|
|
outer_clean_range(0, trampoline_size);
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2014-10-15 02:33:38 +07:00
|
|
|
/* This will release CPU #1 out of reset. */
|
|
|
|
writel(0, rst_manager_base_addr + SOCFPGA_RSTMGR_MODMPURST);
|
2013-02-12 06:30:33 +07:00
|
|
|
}
|
2012-10-25 23:41:39 +07:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-06-03 09:14:02 +07:00
|
|
|
static int socfpga_a10_boot_secondary(unsigned int cpu, struct task_struct *idle)
|
2012-10-25 23:41:39 +07:00
|
|
|
{
|
2015-06-03 09:14:02 +07:00
|
|
|
int trampoline_size = &secondary_trampoline_end - &secondary_trampoline;
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2015-06-03 09:14:02 +07:00
|
|
|
if (socfpga_cpu1start_addr) {
|
|
|
|
writel(RSTMGR_MPUMODRST_CPU1, rst_manager_base_addr +
|
|
|
|
SOCFPGA_A10_RSTMGR_MODMPURST);
|
|
|
|
memcpy(phys_to_virt(0), &secondary_trampoline, trampoline_size);
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2017-01-15 09:59:29 +07:00
|
|
|
writel(__pa_symbol(secondary_startup),
|
2015-06-03 09:14:02 +07:00
|
|
|
sys_manager_base_addr + (socfpga_cpu1start_addr & 0x00000fff));
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2015-06-03 09:14:02 +07:00
|
|
|
flush_cache_all();
|
|
|
|
smp_wmb();
|
|
|
|
outer_clean_range(0, trampoline_size);
|
|
|
|
|
|
|
|
/* This will release CPU #1 out of reset. */
|
|
|
|
writel(0, rst_manager_base_addr + SOCFPGA_A10_RSTMGR_MODMPURST);
|
2012-10-25 23:41:39 +07:00
|
|
|
}
|
|
|
|
|
2015-06-03 09:14:02 +07:00
|
|
|
return 0;
|
2012-10-25 23:41:39 +07:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __init socfpga_smp_prepare_cpus(unsigned int max_cpus)
|
|
|
|
{
|
2015-05-13 04:49:21 +07:00
|
|
|
struct device_node *np;
|
|
|
|
void __iomem *socfpga_scu_base_addr;
|
2012-10-25 23:41:39 +07:00
|
|
|
|
2015-05-13 04:49:21 +07:00
|
|
|
np = of_find_compatible_node(NULL, NULL, "arm,cortex-a9-scu");
|
|
|
|
if (!np) {
|
|
|
|
pr_err("%s: missing scu\n", __func__);
|
|
|
|
return;
|
2012-10-25 23:41:39 +07:00
|
|
|
}
|
|
|
|
|
2015-05-13 04:49:21 +07:00
|
|
|
socfpga_scu_base_addr = of_iomap(np, 0);
|
|
|
|
if (!socfpga_scu_base_addr)
|
|
|
|
return;
|
2012-10-25 23:41:39 +07:00
|
|
|
scu_enable(socfpga_scu_base_addr);
|
|
|
|
}
|
|
|
|
|
2016-02-23 21:08:42 +07:00
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
2012-10-25 23:41:39 +07:00
|
|
|
/*
|
|
|
|
* platform-specific code to shutdown a CPU
|
|
|
|
*
|
|
|
|
* Called with IRQs disabled
|
|
|
|
*/
|
|
|
|
static void socfpga_cpu_die(unsigned int cpu)
|
|
|
|
{
|
2014-10-15 02:33:38 +07:00
|
|
|
/* Do WFI. If we wake up early, go back into WFI */
|
|
|
|
while (1)
|
|
|
|
cpu_do_idle();
|
2012-10-25 23:41:39 +07:00
|
|
|
}
|
|
|
|
|
2015-06-10 14:47:19 +07:00
|
|
|
/*
|
|
|
|
* We need a dummy function so that platform_can_cpu_hotplug() knows
|
|
|
|
* we support CPU hotplug. However, the function does not need to do
|
|
|
|
* anything, because CPUs going offline just do WFI. We could reset
|
|
|
|
* the CPUs but it would increase power consumption.
|
|
|
|
*/
|
|
|
|
static int socfpga_cpu_kill(unsigned int cpu)
|
|
|
|
{
|
|
|
|
return 1;
|
|
|
|
}
|
2016-02-23 21:08:42 +07:00
|
|
|
#endif
|
2015-06-10 14:47:19 +07:00
|
|
|
|
2015-11-15 08:39:53 +07:00
|
|
|
static const struct smp_operations socfpga_smp_ops __initconst = {
|
2012-10-25 23:41:39 +07:00
|
|
|
.smp_prepare_cpus = socfpga_smp_prepare_cpus,
|
|
|
|
.smp_boot_secondary = socfpga_boot_secondary,
|
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
|
|
.cpu_die = socfpga_cpu_die,
|
2015-06-10 14:47:19 +07:00
|
|
|
.cpu_kill = socfpga_cpu_kill,
|
2012-10-25 23:41:39 +07:00
|
|
|
#endif
|
|
|
|
};
|
2015-06-03 09:14:01 +07:00
|
|
|
|
2015-11-15 08:39:53 +07:00
|
|
|
static const struct smp_operations socfpga_a10_smp_ops __initconst = {
|
2015-06-03 09:14:02 +07:00
|
|
|
.smp_prepare_cpus = socfpga_smp_prepare_cpus,
|
|
|
|
.smp_boot_secondary = socfpga_a10_boot_secondary,
|
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
|
|
.cpu_die = socfpga_cpu_die,
|
2015-06-10 14:47:19 +07:00
|
|
|
.cpu_kill = socfpga_cpu_kill,
|
2015-06-03 09:14:02 +07:00
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
2015-06-03 09:14:01 +07:00
|
|
|
CPU_METHOD_OF_DECLARE(socfpga_smp, "altr,socfpga-smp", &socfpga_smp_ops);
|
2015-06-03 09:14:02 +07:00
|
|
|
CPU_METHOD_OF_DECLARE(socfpga_a10_smp, "altr,socfpga-a10-smp", &socfpga_a10_smp_ops);
|